




## AALIM MUHAMMED SALEGH COLLEGE OF ENGINEERING

Nizara Educational Campus, Muthapudupet, Avadi IAF, Chennai – 600 055.

Ph: 044 – 26842627 / 26842086

### DEPARTMENT OF INFORMATION TECHNOLOGY

<b>NAME &amp; INITIALS</b>	Dr. K. CHANDRASEKAR	
<b>DESIGNATION</b>	Adjunct Professor	
<b>EDUCATIONAL QUALIFICATION</b>	B.E., M.E., Ph.D.	
<b>EXPERIENCE</b>	20 years	
<b>DATE OF JOINING</b>	March 2013	
<b>EMAIL ID</b>	k.chandrasekar@aalimec.ac.in	
<b>AREA OF SPECIALISATION</b>	Powersystems	

### EDUCATIONAL QUALIFICATION

DEGREE	BRANCH / SPECIALIZATION	INSTITUTION	UNIVERSITY	YEAR
Ph.D.	EEE-Power Systems	College of Engineering	J.N.T.U, Hyderabad	2013
M.E	Power Systems Engineering	Thiagarajar College of Engineering	Madurai Kamaraj University, Madurai	2001
B.E	EEE	Sathyabama Engineering College	University of Madras	1997
Diploma	ECE	Sri Ram Polytechnic	Directorate of Technical Education, Tamilnadu	1992

### PROFESSIONAL MEMBERSHIPS

IEEE -Membership Number: 41512738

### PUBLICATION DETAILS

**K. Chandrasekar** and N V Ramana, "A fast computational technique to trace V-Q curve using Broyden – Shamanski method" *International Review on Modelling and Simulation-Italy*, Vol. 4, no.1, Feb 2011, pp 249-254.

**K. Chandrasekar** and N V Ramana, "A fast computational technique to assess Total Transfer Capability using Broyden – Shamanski method" *Global Journal of Researches in Engineering –USA*, Vol. 11, no.5, July 2011, pp 13-19.

**K. Chandrasekar** and N V Ramana, "Fast and Efficient method to assess and enhance Total Transfer Capability in presence of FACTS device" *International Journal of Advances in Engineering and Technology*, Vol. 1, no.5, Nov 2011, pp 170-180.

**K. Chandrasekar** and N V Ramana, "Performance comparison of DE, PSO and GA in TPL minimization using FACTS device" *International Journal of Computer Applications*, Vol. 33, no.5, Nov 2011, pp 59-62.

**K. Chandrasekar** and N. V. Ramana, "Improving Reactive Power Margin for Voltage Stability enhancement using FACTS devices", *International Review on Modelling and Simulation-Italy*, Vol. 4, no.6, Dec 2011, pp 3090-3097.

**K. Chandrasekar** and N V Ramana, "Performance comparison of GA, DE, PSO and SA approaches in enhancement of TTC using FACTS devices" *Journal of Electrical Engineering and Technology- KIEE- Korea*, Vol. 7, no.4, July 2012, pp 493-500.

Pramod Kumar Gouda, P K Hota, **K. Chandrasekar**, "Optimal sizing and placement of Static and Dynamic VAR devices through Imperialist Competitive Algorithm for minimization of Transmission Power Loss" *International Journal of Engineering and Technology-India*, Vol. 6, no.1, Feb-Mar 2014, pp 333-342.

### CONFERENCE DETAILS

V. Saravanan, **K. Chandrasekar**, and P. S. Kannan, "A case study based approach to reduce Energy consumption in Induction Motors" *International Seminar on Energy Conservation, Audit and Metering*, organized by IEEMA and Central Board of Irrigation and Power, in January 2002, Mumbai.

N. V. Ramana and **K. Chandrasekar**, "Multi – Objective Genetic Algorithm to mitigate the composite problem of TTC, Voltage stability and Transmission Line loss", *IEEE NAPS 2007*, New Mexico, USA, in October 2007.