

→ unit I deals with the structure, operation, characteristics of PN junction diode, LED, laser diodes, Zener diodes and about half and full wave rectifiers.

→ unit II deals with the structure, operation and characteristics of Various Transistors like BJT, JFET, Mosfet and Thyristors and IGBT.

→ unit - III deals with the small signal model and analysis of CE, CB, CC amplifiers and gain and frequency responses of BJT and MOSFET.

→ unit IV includes the operation, Gain and frequency response of multistage amplifiers and differential amplifier.

→ unit - V deals with the information about Shunt feedback, negative feedback, positive feedback and Various types of Oscillators like Wien Bridge, Hartley, Colpitts and Crystal Oscillators.

→ Initially diode has been invented which has a characteristics of uncontrolled turn-on and turn-off. Their on and off states are controlled by power supply.

→ The first introduced power electronic device is the Silicon Controlled Rectifier.

→ Then different types of Thyristor device have been established.

→ The Thyristor has the characteristics of controlled

turn on and they remain in on-state due to regeneration. But they can be turned off by a power control action.

→ Then the controllable switches have been used

has the characteristics of controlled turned on and turn off properties which includes various transistors like MOSFET, GTO, IGBT.


→ The power semiconductor devices are used in power electronic circuits, used as freewheeling diodes ac to dc conversion, for recovery of trapped energy or also as switches in dc choppers and inverters.

over Circuit JUNCTION DIODE

seen used structure:

→ In a piece of Semiconductor material if one half is doped with P-type impurity and the other half is doped by N-type impurity, a PN Junction is formed.

→ The plane dividing the two halves (or) planes are called PN junction



→ A small amount of pentavalent impurities such as arsenic, antimony (or) phosphorous are added to the Semiconductors to get N-type semiconductor.

→ The addition of pentavalent impurity increases the number of electrons in the conduction band.

→ As a result, the number of electrons far exceeds the number of holes, therefore, electrons are the majority carriers and holes are the minority carriers in N-type Semiconductor.

→ A small amount of trivalent impurity such as aluminum, gallium are added to pure semiconductor to get the P-type semiconductor.

→ This impurity increases the number of holes in the valence band. Therefore holes are the majority carriers and electrons are the minority carriers in P-type semiconductor.

→ At the junction, there is a tendency for the free electrons to diffuse over to P-side and holes to N-side. This process is called diffusion.

→ When the free electrons diffused from n side into 'P' side, it recombine with the holes and leaves a negatively charged immobile ions near the junction of 'P'.

→ Similarly, the holes diffusing from p region into 'n' region, recombine with electrons and leaves the positively charged immobile ions near the junction of 'P' 'n'.

→ After certain extent, the immobile positive ions deposited across n region prevents further charge carrier diffusion from 'P' region into 'n' regions. Similarly, the immobile negative ions deposited across P region prevents further charge carrier diffusion from 'n' region into 'P' region. This immobile ions forms a region called depletion region.

→ The existence of these immobile ions develops the potential difference across the junction. This potential acts as a barrier for further conduction between the junction. This potential is called barrier potential (or) Cut in Voltage.

→ The Cut in Voltage for Germanium is 0.3 V and 0.7 V for Silicon diodes.


OPERATION

i) Under Forward Bias Condition:

→ When positive terminal of the battery is connected to P-type and negative terminal of the battery to the N-type, the P-N junction is forward biased.

→ Positive terminal of the battery sucks electrons from P-material leaving holes there. These holes travel through P-material towards the negative charge at p-n junction and partly neutralise the negative charge.

→ Similarly, negative terminal of the battery injects electron to n-layer. These electrons move through n-material, reach the p-n junction thereby partly neutralising the positive charge which results in reduction of depletion region.




ii) Under Reverse Bias Condition:

→ When the negative terminal of the battery is connected to P-type and positive terminal of the battery is connected to N-type, the bias applied is known as reverse bias.


→ During reverse biased condition, the holes in the P-side are attracted towards negative terminal of the battery and the electrons in the N-side are attracted towards positive terminal of the battery.

- As a result, the width of the depletion region increases. Therefore the electric field produced is in the same direction similar to the electric field of the potential barrier.
- Due to this effect, the width of the potential barrier will increase which prevents the flow of majority carriers.
- This is the operation performed by a PN junction diode during reverse bias condition.



V-I characteristics:

i) Under Forward Biased Condition:



- A plot between voltage and current gives the V-I characteristics of PN junction diode.
- $V_0 \rightarrow$ barrier potential
- $V_F \rightarrow$ Forward Voltage

i) $V_F < V_0$

→ When Forward Voltage (V_F) increases, the forward current (I_F) is almost zero.

→ This is because, the potential barrier prevents holes from P region and electrons from N region to flow across depletion region in the opposite direction.

ii) $V_F > V_0$

→ During this condition, the potential barrier at the junction disappears completely and as a result the holes cross the junction from P type to N type and the electrons cross the junction from N type to P type and hence a large amount of current will flow in the external circuit.

Operation:


→ When the source voltage V_S increases from zero value, the diode current will be zero.

→ From $V_S = 0$ to Cut in Voltage (or) Threshold Voltage, the forward diode current is very small.

→ Beyond the Cut in Voltage, the diode current rises rapidly and the diode will start to conduct.

→ The Cut in voltage for silicon is 0.7 V and for Germanium it is 0.3 V.

ii) Under reverse biased Condition:



→ Under reverse biased condition, no current should flow in the external circuit. But practically, a very small amount of current will flow.

→ This is because that during the reverse biased condition, the thermally generated holes in the P-region are attracted towards the ^{negative} terminal of the battery and the electrons in the N-region are attracted towards the positive terminal of the battery. At the same time, the electrons in the P-region and holes in the N-region move towards the junction and will flow towards their majority carrier side which results in a small reverse current. This current is known as reverse saturation current.

→ The magnitude of the reverse saturation current will depend on the junction temperature.

→ For large applied reverse bias, the electrons from N type towards positive terminal of the battery will acquire energy to gain velocity in order to dislodge the valence electrons.

$$C_T = \left| \frac{d\phi}{dv} \right|$$

$d\phi \rightarrow$ increase in charge caused by change in voltage dv

where C_T is called transition (or) space charge (or) barrier

(or) depletion region Capacitance

DIFFUSION CAPACITANCE

\rightarrow Diffusion Capacitance is defined as the rate of change of charge of injected charge with applied Voltage

$$C_D = \frac{da}{dv}$$

$\rightarrow da \rightarrow$ change in number of minority carriers stored outside the depletion region

$dv \rightarrow$ change in voltage across diode.

$C_D \rightarrow$ Diffusion Capacitance

\rightarrow Diffusion Capacitance will exists during forward biased condition.

\rightarrow The value of diffusion Capacitance is larger than the transition capacitance.

\rightarrow The value of C_D increases exponentially with diode forward current.

\rightarrow The value of C_D is directly proportional to diode forward current and inversely proportional to frequency.

\rightarrow The value of C_D ranges from 10 to 1000 pF .


RECTIFIERS:

→ Rectification is the process of conversion of alternating input voltage to direct output voltage.

→ Rectifier will convert ac power to dc power.

→ It may be of half wave rectifier and full wave rectifier.


Half wave rectifier



→ In the half wave rectifier circuit, for one cycle of supply voltage, there is one half cycle of output voltage.

→ The circuit consists of a transformer, a diode and the load. The load may be R , RL or R_2 with flywheel diode.

Operation:-



→ During positive half cycle, diode is forward biased, and it is said to be conducting from $\omega t = 0^\circ$ to $\omega t = \pi$.

→ During this process, the output voltage, $V_o = V_s$ (source voltage) and the load current will be $i_o = V_o / R$.

→ At $\omega t = \pi$, the output voltage will be zero and for resistive load, the load current will also be zero.

→ After $\omega t = \pi$, the source voltage will become negative and the diode D is said to be reverse biased and therefore it will get turn off and will go into blocking state.

→ During the period $\omega t = \pi$ to 2π , the output voltage and output current will be zero.

→ After $\omega t = 2\pi$, diode is said to be forward biased and therefore the conduction begins and thus the cycle repeats.

→ During the conduction of diode, the diode voltage will be zero.

Average value of output voltage

$$\begin{aligned}V_o &= \frac{1}{2\pi} \left[\int_0^{\pi} V_m \sin \omega t \, d\omega t \right] \\&= \frac{V_m}{2\pi} \left[-\cos \omega t \right]_0^{\pi} \\&= \frac{V_m}{2\pi} \left[-\cos \pi + \cos 0 \right] \\&= \frac{V_m}{2\pi} \left[-(-1) + 1 \right] = \frac{V_m}{2\pi} \times 2\end{aligned}$$

$$V_o = \frac{V_m}{\pi}$$

Rms Value of output Voltage

$$\begin{aligned}V_{\text{output}} &= \left[\frac{1}{2\pi} \int_0^{\pi} V_m^2 \sin^2 \omega t \, d\omega t \right]^{1/2} \\&= \frac{V_m}{\sqrt{2\pi}} \left[\int_0^{\pi} \frac{1 - \cos 2\omega t}{2} \, d\omega t \right]^{1/2} \\&= \frac{V_m}{\sqrt{4\pi}} \left[\int_0^{\pi} \frac{\omega t - \sin 2\omega t}{2} \, d\omega t \right]^{1/2} \\&= \frac{V_m}{\sqrt{2\pi}} \left[\frac{\pi - \sin 2\pi}{4} - \frac{0 - \sin 0}{4} \right]^{1/2} \\&= \frac{V_m}{\sqrt{2\pi}} \left[\frac{\sqrt{\pi}}{2} \right] \\&= \sqrt{\frac{V_m^2 \times \pi}{4\pi}}\end{aligned}$$

$$V_{\text{output}} = \frac{V_m}{2}$$

Average Value of Load Current.

$$I_o = \frac{V_o}{R}$$

$$I_o = \frac{V_m}{\pi R}$$

Rms Value of Load Current

$$I_{\text{output}} = \frac{V_{\text{output}}}{R}$$

$$I_{\text{output}} = \frac{V_m}{2R}$$

Peak Value of diode Current = $\frac{V_m}{R}$

Peak Inverse Voltage

→ It is defined as the maximum voltage that appears across the diode during its blocking state.

$$P_{IV} = V_m - \sqrt{2} \times V_s$$

Input power factor

I.P.F = Power delivered to load

Input VA

$$= \frac{V_{O\text{rms}} \times I_{O\text{rms}}}{V_s \times I_{O\text{rms}}}$$

$$= \frac{V_{O\text{rms}}}{V_s} \cdot \frac{\sqrt{2} V_s}{\sqrt{2} V_s}$$

$$\text{I.P.F} = 0.707 \text{ lag}$$

Fund Wave Rectifier Output dc power

$$P_{dc} = V_o I_o = \frac{V_m I_m}{\pi^2}$$

Output ac power

$$P_{ac} = V_{O\text{rms}} \cdot I_{O\text{rms}} = \frac{V_m I_m}{4}$$

Rectifier efficiency

$$\eta = \frac{P_{dc}}{P_{ac}} = \frac{\frac{V_m I_m}{\pi^2}}{\frac{V_m I_m}{4}} = \frac{4}{\pi^2}$$

$$\eta = 40.53\%$$

Ripple factor

→ It is defined as the ratio of sum value of ac voltage (or)

Current to the average value of ac voltage (or) Current

$$R.F. = \frac{N_{\text{norm}}^2 - V_o^2}{V_o} = \frac{\frac{V_o}{N_o}}{\frac{V_o}{N_o}} = \frac{0.3856 \times V_m}{\frac{V_m}{\pi}}$$

$$= 0.3856 \times \pi$$

R.F. = 1.211

Transformer Utilisation Factor

→ It is defined as the ratio of dc power delivered to the load to the VA rating of the transformer

$$TUF = \frac{P_{dc}}{V_s I_s} = \frac{V_m I_m}{\pi^2} \times \frac{2.55}{V_m I_m}$$

TUF = 0.2865

Advantage:

→ It is a simple and low cost circuit

Disadvantages:

→ Has low rectification efficiency

→ High ripple factor

→ Transformer is not fully utilized

→ Regulation is poor

Full Wave Rectifier:

→ It is of two types



i) Centre tapped full wave diode rectifier

ii) Full wave diode bridge rectifier

→ In the full wave rectifier, for one cycle of source voltage,

there are two pulses of output voltage

Centre tapped full wave diode rectifier: v_o



Operation:-

→ When 'a' is positive with respect to 'b', the diode D₁ conducts for π radians.

→ In the next half cycle, 'b' is positive with respect to 'a', therefore the diode D₂ conducts up from π to 2π radians.

→ Similarly when 'a' is positive with respect to 'b', D₂ is subjected to reverse voltage of $2V_s$. In the next half cycle,

diode 2, experiences a reverse voltage of ω Vs

$$\text{Average output voltage. } V_o = \frac{1}{\pi} \int_0^{\pi} V_m \sin \omega t \, d\omega t$$
$$= \frac{V_m}{\pi} \left[-\cos \omega t \right]_0^\pi = \frac{V_m}{\pi} \left[-\cos \pi + \cos 0 \right]$$
$$= \frac{V_m}{\pi} \left[-(-1) + 1 \right] = \frac{2V_m}{\pi}$$

$$\text{Average output Current. } I_o = \frac{V_o}{R}$$

$$\text{Rms value of output voltage. } V_{o,\text{rms}} = \sqrt{\frac{1}{\pi} \int_0^{\pi} V_m^2 \sin^2 \omega t \, d\omega t}$$
$$V_{o,\text{rms}} = \frac{V_m}{\sqrt{2}}$$

$$\text{Rms value of load current. } I_{o,\text{rms}} = \frac{V_{o,\text{rms}}}{R}$$

$$\text{Output dc power. } P_{dc} = V_o I_o = \frac{2V_m}{\pi} \times \frac{2I_m}{\pi}$$

$$P_{dc} = \frac{4}{\pi^2} V_m I_m$$

$$\text{Output ac power. } P_{ac} = V_{o,\text{rms}} I_{o,\text{rms}} = \frac{V_m}{\sqrt{2}} \times \frac{I_m}{\sqrt{2}} = \frac{V_m I_m}{2}$$

$$P_{ac} = \frac{V_m I_m}{2}$$

$$\text{Rectifier efficiency. } \eta = \frac{P_{dc}}{P_{ac}} = \frac{\frac{4}{\pi^2} V_m I_m \times \frac{2}{\pi}}{V_m I_m} = \frac{8}{\pi^2}$$



$$\eta = 0.8106$$

$$\text{Ripple factor. } RF = \frac{V_r}{V_o} = \frac{\sqrt{V_{o,\text{rms}}^2 - V_o^2}}{V_o} = \sqrt{\left(\frac{V_m}{\sqrt{2}}\right)^2 - \left(\frac{2V_m}{\pi}\right)^2} = \frac{0.3077 V_m \times \pi}{2V_m}$$

$$RF = 0.483$$

$$TUF = 0.672$$

Full Wave Bridge Rectifier:




→ When 'a' is positive with respect to 'b', the diodes D_1 and D_3 will conduct with a voltage of V_{ab} .


→ During this operation, the diodes D_2 and D_4 is subjected to reverse Voltage of the value V_s .

→ When 'b' is positive with respect to 'a', the diodes D_2 and D_4 will conduct with a voltage of V_{ba} and the diodes D_1 and D_3

Symbol



Construction



→ The pn junction diode is mounted on a cup shaped reflector.


→ Wire connection will be provided for anode and cathode connection.

→ The whole device is encapsulated in an epoxy lens. The lens can be either colored (or) colorless.

→ The type of the pn junction material will determine the color of the light emitted from the energized LED.

→ Some of the LED's have glass particles embedded in the epoxy lens to diffuse the emitted light and thereby increasing the viewing angle of the device.

Structure



→ An N-type layer is grown on a substrate and a P-type layer is deposited on it by diffusion. The process of carrier combination will take place in the junction.

is subjected to a reverse voltage of V_s .

→ The major difference between the mid point full wave rectifier and full wave bridge rectifier is that the former has the peak inverse voltage of $2V_m$ whereas the later has the PIV of V_m , and the number of diodes used in mid point type is 2 whereas in bridge type is 4.

TUF:

$$TUF = \frac{P_{dc}}{VA \text{ rating of Transformer}}$$

VA rating of Transformer

$$= \frac{V_o I_o}{V_s I_S} = \frac{2V_m \times 2I_m}{V_m \times I_m}$$

$$= \frac{V_m}{\sqrt{2}} \times \frac{I_m}{\sqrt{2}}$$

$$= \frac{4V_m I_m}{\pi^2} \times \frac{2}{V_m I_m} = \frac{8}{\pi^2}$$

$$\boxed{TUF = 0.8106}$$

→ From the above equation, it is clear that the transformer is utilised efficiently in bridge rectifier than the mid point type.

→ The bridge rectifier type is economical.

→ PIV is defined as the maximum voltage that a diode can withstand under reverse biased condition.

→ Compared to half wave rectifier, the full wave rectifier has better voltage ripple factor, rectification efficiency and TUF.

DISPLAY DEVICES:

LED:

→ The light emitting diode is a PN junction diode. It works based on the principle of electroluminescence which emits light when the PN junction diode is forward biased.

→ In order to allow more central surface area for the light to escape, the metal anode connections are made at the outer edges of P layer.

→ To reduce the reabsorption problem, domed lenses are used

* operation:

→ When the LED is forward biased, the electrons and holes move towards the junction and the recombination will take place.

→ As a result of the recombination process, the electrons lying in the conduction bands of N region will fall into the holes lying in the valence band of P region.

→ The difference in the energy level between the conduction band and valence band is radiated in the form of light energy.

→ Thus the recombination of electrons and holes will generate the light and their excess energy is transferred to an emitted photon.

→ The brightness of the light is directly proportional to the forward bias current.

→ The wavelength of the emitted light depends on the energy gap of the material.

→ The efficiency of generation of light increases with increase in the injected current and with a decrease in temperature.

→ As the colour of the emitted light depends on type of material. If Gallium arsenide is used, there will be infrared radiation. If Gallium phosphide is used, the emitted light will be in red (or) green colour. The emitted light will be red (or) yellow in colour if Gallium arsenide phosphide is used.

→ For the protection purpose of LED, resistance of 1 k Ω
(or) 1.5 k Ω must be connected in series with the LED.

Characteristics -

- The operating voltage level of LED is from 1.5V to 3.3V
- The operating current is in the range of some tens of milliamperes.

- The switching speed is 1 ns
- The power requirement ranges from 10 to 150 mW with a lifetime of 1,00,000 + hours.


Applications

- Calculators
- Digital meters
- Intercoms
- Burglar alarm Systems
- digital watches

LASER DIODES

- LASER stands for light amplification by stimulated emission of radiation
- The laser emits radiation with a single wavelength (or) a very narrow band of wavelengths which is in the range of 1 μm to 100 μm in width
- The emitted laser light has a single colour i.e., it is monochromatic and it is also a coherent type of light.

Structure



→ A pn junction of gallium arsenide or combination of gallium arsenide combined with other materials is manufactured with a precisely defined length related to the wavelength of the light to be emitted.

→ The ends of the junction are each polished to a mirror surface and usually have an additional reflective coating.

→ One end is partially reflective so that light can pass through when lasing occurs.

Operation

→ When free electrons recombine with holes, the photons which is emitted reflect back and forth between the mirror surfaces.


→ Since the photons strike back and forth, they induce an avalanche effect.

→ The region between the mirrored ends acts like a cavity that filters the light and purifies it colour.

→ One of the mirror surfaces is semi-transparent. From this surface, a few broad like beam of photons emerge out.

→ All the photons of laser light have same frequency and also they are in phase.

Characteristics



→ The above characteristics between the Input Current and output light power shows that this device has a well defined threshold (level of forward current) at which

→ Below the threshold value, the device exhibits low level of spontaneous emission.

Application:

Bar Codes

Fibre optic Communication

Playing music from a compact disc

Zener diode


→ In a normal pn junction diode, when the reverse voltage reaches the breakdown voltage value, the current through the junction and the power dissipated at the junction will be high.

→ This phenomenon is very dangerous and the diode will also get damaged.


→ In order to overcome this problem, the diodes are constructed with adequate power dissipation capabilities which will allow them to operate even in breakdown region.

→ Zener diode is one of the above type which is heavily doped than the ordinary diode.

Circuit Symbol:



V-I characteristics



→ Under forward biased condition, the operation of Zener diode is similar to the PN junction diode.

→ Under reverse biased condition, a small leakage current will flow. If the reverse voltage across Zener diode is increased a value of voltage is reached at which reverse breakdown occurs, which is indicated by a sudden increase of Zener Current.

→ The breakdown voltage value depends upon the amount of doping. If the diode is heavily doped, depletion layer will be thin and therefore the breakdown will occur at lower reverse voltage and also the breakdown voltage is sharp.

- The lightly doped diode has a higher breakdown voltage
- The sharp increasing current under breakdown condition is due to

Avalanche breakdown

Zener breakdown.

Avalanche Breakdown:

→ When there is increase in the applied reverse bias, the field across the junction also increases.

→ Thermally generated carriers while crossing the junction will acquire more amount of kinetic energy and also the velocity of the carriers also increases.

→ The electrons will disrupt the covalent bond by colliding with the immovable ions and thereby it will create a new electron-hole pairs.

→ Again the new carriers will acquire energy from the field and they will collide with immobile ions and hence another electron-hole pairs will generate.

→ The above process repeats again and results in the generation of more amount of charge carriers within a short time.

→ This process of carrier generation is known as Avalanche multiplication. It will result in the flow of large amount of current.

Zener Breakdown:

→ When the P and N regions are doped heavily, the width of the depletion region will increase when the applied voltage is 6V or below 6V and also the field across the depletion region will increase which will make the condition suitable for Zener breakdown.

→ Because of strong electric fields, rupture of covalent bonds will take place at the junction of PN junction diode when P and N regions are heavily doped.

→ The newly created electron hole pairs will increase the reverse current in reverse biased PN junction diode.

→ The increase in the current will take place during reverse bias below $6V$ for heavily doped diodes.

→ The Zener breakdown voltage will be high for lightly doped diodes.

→ From the above process, it is clear that Zener breakdown will occur for Zener breakdown voltage and Avalanche breakdown will occur at higher breakdown voltage.

Zener as regulator:-


→ From the characteristics of Zener diode, it is clear that even though the current through the diode increases, the voltage across the diode remains almost constant.

→ Due to the above characteristics, the voltage across the diode can be used as a reference voltage and hence this diode can be used a voltage regulator.

→ Voltage regulator is nothing but a electrical or electronic device which maintains the voltage of a power source within acceptable limits.

→ The voltage regulator is needed to keep the voltages within the range that can be tolerated by the equipment.

* automatically maintains a constant voltage level.



→ For operating Zener diode as a voltage regulator, it must satisfy two requirements

- i) It should be reverse biased with a voltage greater than the breakdown voltage (or) Zener voltage.
- ii) A Series resistor R_S must be connected in series in order to limit the reverse current through the diode below its rated value.

→ For operating Zener diode as a voltage regulator, it must be reverse biased as long as the input voltage does not fall below Zener breakdown voltage, the voltage across the diode will be constant and therefore the load voltage will also be constant.

→ If V_Z is the voltage across Zener diode, then the Source Current will be

$$I_S = \frac{V_S - V_Z}{R_S}$$

→ Output Current.

$$I_O = \frac{V_Z}{R_L}$$

*Unit - 1
Applied
Aq. Sys.*

→ Current through Zener diode, $I_Z = I_S - I_O$

turn on and they remain in on-state due to regeneration. But they can be turned off by a power control action.

→ Then the controllable switches have been used

has the characteristics of controlled turned on and turn off properties which includes various transistors like MOSFET, GTO, IGBT.

→ The power semiconductor devices are used in power electronic circuits, used as freewheeling diodes ac to dc conversion, for recovery of trapped energy or also as switches in dc choppers and inverters.

TRANSISTORS

→ Transistors are the devices which can be turned on and turned off by the application of control signals i.e., they can be used as a Controllable Switches.

BJT :-

→ BJT is a three terminal semiconductor device whose operation depends upon the interaction of both majority and minority carriers and hence its name is Bipolar.

→ It is a Current Controlled device.

Construction :-

→ The BJT is a three layer two junction semiconductor device.


→ The BJT has three terminals namely Collector, Emitter and Base.

→ The BJT has two configurations namely


npn transistor

pnp transistor


→ When one p-region is sandwiched between two n regions, npn transistor configuration is obtained. This type of configuration is easy to manufacture and it is cheaper also and hence this type is used in high voltage and high current application.



→ When one of the n region is sandwiched between two p regions, a pnp transistor is obtained.



Operation of NPN Transistor:



→ When forward bias is applied to the emitter-base junction of a NPN transistor, a lot of electrons will crossover from the emitter region to the base region.

→ Since the base is lightly doped with p-type impurity, the number of holes in the base region is very small and therefore the number of electrons combines with holes in the p-type base region is also very small.

→ As a result, few electrons will combine with holes to constitute a base current I_B .

→ The remaining electrons will crossover into the collector region in order to constitute a collector current I_C .


→ The emitter current is obtained by summing up of base and collector current.

$$I_E = (I_C + I_B)$$

→ In the external circuit of NPN BJT, the emitter current is given by,

$$I_E = I_C + I_B$$

Operation of PNP Transistor



→ When forward bias is applied to the emitter-base junction of PNP transistor, more number of holes will crossover to the base region from the emitter region since the base is lightly doped with N-type of impurity.

→ Since the number of electrons in the base region is very small, the number of holes combined with electrons in N-type base region is also very small and this combination will constitute a base current I_B .

→ The remaining holes will crossover into the collector region to constitute collector current I_C .

→ The emitter current is obtained by summing up of collector and base current.

$$I_E = (I_C + I_B)$$

→ In the external Circuit of PNP BJT, the emitter current is given by.

$$I_E = I_C + I_B$$

Types of Configuration -

→ When a transistor is to be connected to a circuit, one of the terminal is used as input terminal, other terminal can be used as output terminal and the remaining third terminal is common to both input and output.

→ Depending upon the above three terminals, the BJT can be connected in three types of configurations.

- i) Common Base Configuration
- ii) Common Emitter Configuration
- iii) Common Collector Configuration

Common Base Configuration -

→ also called as grounded base configuration

→ Input terminal → Emitter

Output terminal → Collector

Common terminal → Base

Common Emitter Configuration -

→ also called as grounded emitter configuration

Input terminal → Base

Output terminal → Collector

Common terminal → Emitter

Common Collector Configuration

→ also called as grounded collector configuration


Input terminal - base

Output terminal - emitter


Common terminal - collector

Characteristics of BJT under different Configuration

i) Common Base Configuration:



Input Characteristics



→ A plot between the Emitter-base voltage and Emitter current will give the I/p characteristics under CB configuration


→ The Input characteristics is obtained by keeping the V_{CE} as constant at zero volt and by increasing I_E from zero by increasing V_{EB}

→ The junction will behave as a forward biased diode, when V_{CB} is zero and EB junction is forward biased and as a result I_E increases rapidly with small increase in V_{FB} .

→ The width of the base region will get decreased when V_{CB} is increased by keeping V_{FB} as constant which result in increase of I_E .

→ Because of this, the curve shift towards the left when V_{CB} is increased.

Output characteristics.



→ A plot b/w Common Base voltage and I_C will give the o/p characteristics

→ Here, By keeping I_E is kept constant by adjusting V_{EB} , the V_{CB} is increased and I_C is noted for each I_E . and it is repeated for different I_E .

$\rightarrow I_c$ is independent of V_{CB} and the curves are parallel to the axis of V_{CB} for constant value of I_F , and also it is noted that I_c flows when V_{CB} is zero.

Transistor parameters.

a) Input impedance:

\rightarrow Ratio of change in emitter voltage to change in emitter current with collector voltage as constant

\rightarrow Range from 20Ω to 50Ω

$$h_{ib} = \left. \frac{\Delta V_{FB}}{\Delta I_E} \right|_{V_{CB} \text{ constant}}$$

b) Output admittance:

\rightarrow Ratio of change in I_c to change in V_{CE} by keeping I_F as constant

\rightarrow Range from 0.1 to 10 mhos

$$h_{ob} = \left. \frac{\Delta I_C}{\Delta V_{CE}} \right|_{I_F \text{ constant}}$$

c) Forward Current gain:

\rightarrow Ratio of change in I_c to change in I_F by keeping V_{CB} as constant

\rightarrow Range from 0.9 to 1.0

$$h_{fb} = \left. \frac{\Delta I_C}{\Delta I_F} \right|_{V_{CB} \text{ constant}}$$


d) Reverse Voltage gain

→ Ratio of change in V_{EB} to change in V_{CB} with constant I_E .


→ It is in the order of 10^5 to 10^4 depending upon

$$h_{RE} = \frac{\Delta V_{EB}}{\Delta V_{CB}} \quad |_{I_E \text{ Constant}}$$

i) Common Emitter Configuration



Input characteristics



→ A plot b/w V_{BE} and I_E by keeping V_{CE} as constant will result in Input characteristics


→ By keeping V_{CE} as constant at zero volt, I_E is increased from zero by increasing V_{BE} and the value of V_{BE} is noted

for each value of I_B and the procedure is repeated for large fixed values of V_{CE}

→ If $V_{CE} = 0$, the emitter base junction will be forward biased. If V_{CE} is increased, the width of the depletion region will increase and therefore the width of the base will decrease which results in decrease in I_B

→ When $V_{CE} = 0$, in order to get same I_B , V_{BE} should be increased

Output characteristics -



→ A plot of V_{CE} and I_c with constant I_B will give the output characteristics

→ By keeping I_B as constant by adjusting V_{CE} , V_{CE} is increased from zero and I_c is noted for each value of V_{CE}

→ It has three regions

Saturation region

Cut off region

active region

→ The part of the curve sloping on is the saturation region and the line OA is the saturation line. Both junctions are forward biased

→ Region below the curve for $I_B = 0$ is the Cut off region. Both junctions are reverse biased.

→ The central region where the curves are uniform in spacing and slope is called active region. In this Emitter base junction is forward biased and Collector base junction is reverse biased.

Transistor parameters :-

a) Input Impedance :-

$$h_{ie} = \left. \frac{\Delta V_{BE}}{\Delta I_B} \right|_{V_{CE} \text{ Constant}}$$

→ Changes from 500 to 2000 Ω.

b) Output admittance.

$$h_{re} = \left. \frac{\Delta I_C}{\Delta V_{CE}} \right|_{I_B \text{ Constant}}$$

→ Changes from 0.1 to 10 μmhos

c) Forward Current gain :-

$$h_{fe} = \left. \frac{\Delta I_C}{\Delta I_B} \right|_{V_{CE} \text{ constant}}$$


→ Changes from 20 to 200

d) Reverse voltage gain :-


$$h_{rr} = \left. \frac{\Delta V_{BE}}{\Delta V_{CE}} \right|_{I_B \text{ Constant}}$$

→ In the order of 10^{-5} to 10^{-4}

Common Collector Configuration :-




Input characteristics



→ In this, by keeping V_{EC} as constant, V_{BE} is increased in equal steps and the corresponding increase in I_B is noted which is repeated for different values of V_{EC} .

Output characteristics



→ By keeping I_B as constant, V_{EC} is increased in equal steps and the corresponding I_C is noted which gives the output characteristics.

Application:

- Amplifier and Oscillation Circuits
- Switch in digital Circuits
- Computers
- Satellites
- Communication System

Disadvantage :-

- has low input impedance
- High Switching Loss
- has negative temperature Coefficient
- Secondary Breakdown will occur

JFET :

→ Field Effect Transistor is a device in which the flow of current through the conducting region is controlled by electric field.

→ In this type of device, the conduction of current is by majority carriers only, and hence it is a unipolar device.

→ Depending upon the construction, FET is classified into

JFET


MOSFET

→ JFET is further classified into two types based on the majority carriers.

N-channel JFET - Majority Carriers \rightarrow electrons

P-channel JFET - Majority Carriers \rightarrow holes

Construction



→ It consists of three terminals

Gate

Drain

Source

Disadvantage :-

- has low input impedance
- High Switching loss
- has negative temperature coefficient
- Secondary breakdown will occur

JFET :

→ Field Effect Transistor is a device in which the flow of the current through the conducting region is controlled by electric field.

- In this type of device, the conduction of current is by majority carriers only, and hence it is a unipolar device
- Depending upon the construction, FET is classified into

JFET


MOSFET

→ JFET is further classified into two types based on the majority carrier.

N-Channel JFET - Majority Current \rightarrow Electrons

P-Channel JFET - Majority Current \rightarrow holes

Construction



→ It consist of three terminals

Gate

Drain

Source

→ N-channel JFET has N-type bar which is made up of Silicon. The ohmic contacts present at both ends of the bar are called Source and drain.

Source :-

→ It is connected to negative pole of the battery. Through this terminal only the majority carriers (electrons) in the N-type bar enter the bar.

Drain :-

→ It is connected to positive pole of the battery. The majority carriers will leave the bar through this terminal.


Gate :-

→ A heavily doped P-type Silicon is diffused on both sides of the N-type silicon bar by which PN junctions are formed. These layers are joined together to form the Gate terminal.

channel :-

→ the region BC in the N-type bar between the depletion region is called the channel.

Operation :-



i) $V_{GS} = 0$ and $V_{DS} = 0$

→ when no voltage is applied between drain and source and gate and source, the thickness of the depletion region around the PN junction will be uniform

ii) $V_{DS} = 0$ and V_{GS} is decreased from zero

→ In this case, the thickness of the depletion region will be increased since the PN junction is p reverse biased

→ This is because when V_{GS} is decreased from zero, the reverse bias voltage across the PN junction is increased and therefore the thickness of the depletion region in the channel also increases until the two depletion region make contact with each other and the channel in this condition is called cut off and the value of V_{GS} required to cut off the channel is called cut off voltage V_c .

iii) $V_{GS} = 0$ and V_{DS} is increased from zero

→ when $V_{GS} = 0$, drain is positive with respect to source. During this condition, electrons (majority current) will flow through N-channel from source to drain, and as a result I_D will flow from drain to source.


$$I_D = \frac{V_{DS}}{R} = \frac{AV_{DS}}{fL}$$

$$\therefore R = \frac{fL}{A}$$

→ Due to the applied voltage V_{DS} and the resistance of the channel, there is a positive potential along the channel therefore the channel across the PN junction will increase and also the

for the wedge shape of the channel.

Characteristics:



→ When V_{DS} is increased, the cross sectional area of the channel will get reduced.

→ At certain value of (V_p) of V_{DS} , the area at e becomes minimum. At this voltage the channel is said to be punched off and the voltage V_p is called punch off voltage.

→ The above characteristics has three region

Ohmic region

Pinch off region

Breakdown voltage region.

→ when V_{DS} increased from zero, I_D will increase along op and the rate of increase of I_D with V_{DS} decreased.

→ The region from $V_{DS} = 0V$ to $V_{DS} = V_p$ is called ohmic region.

→ when $V_{DS} = V_p$ I_D will be maximum and when V_{DS} increased beyond V_p , the length of the saturation region will increase.


→ At certain voltage, I_D will decrease suddenly and this is due to the avalanche multiplication of electrons.

→ The drain voltage at which the breakdown occurs is denoted by BV_{DSS} .

MOSFET :-

- It is a recently developed device which combines the areas of field effect concept and Mos technology.
- Voltage Controlled device.
- Unipolar device since its operation depends upon flow of majority current only.

Construction :-




→ There are two basic forms

Enhancement MOSFET

Depletion MOSFET

Construction :-



→ Two highly doped N⁺ regions are diffused in a lightly doped substrate of P type silicon substrate.

→ One N⁺ region is Source and other is Drain & which is separated by 10^{-3} cm.

→ A thin insulating layer of SiO_2 is grown over the surface and over this SiO_2 layer, a thin layer of aluminum is formed and also this layer will cover the overall channel region and it will form the gate G.


Operation:

→ If a positive voltage is applied at the gate, the positive charge will induce a negative charge b/w Source and drain and as a result, an electric field is produced b/w Source and drain.


→ When the +ve voltage on gate increases, the induced negative charge in the Semiconductor will increase and hence the Conductivity increases and Current will flow from Source to drain.

Depletion MOSFET


N-channel:



P-channel:



Construction:




→ N-channel is diffused between the Source and drain and the remaining construction is similar to the enhancement MOSFET.

Operation :


→ When V_G is at positive potential with respect to Source, the electrons will flow from S to D through N channel, and current I_D will flow through D to S.

→ If the gate voltage is made negative, the positive charge will induced which will cause the depletion of mobile electrons and hence a depletion region is produced and its shape will depend upon V_{GS} and V_{DS} .

Characteristics :



Transfer characteristics




→ It shows the variation of drain current as a function of gate source voltage

→ V_{GS} is the minimum positive voltage between gate and source to induce N channel. It is in the order of 0 to 3 V.

→ For a threshold voltage below V_{GS} , device will be in off state

Output characteristics:



→ The variation of I_D as a function of V_{DS} , with V_{GS} as a parameter will give the output characteristics.


→ For low values of V_{DS} , the char is almost linear

→ For a given V_{GS} , if V_{DS} is increased, O/p characteristics is flat. At A and B, a load line will get intersected. A indicates a fully on condition and B indicates a fully off state

→ For large values of V_{GS} , MOSFET will turned on and it will act as a closed switch and it will switch ohmic region.

→ Thus it changes from Cut-off to active region and then to ohmic region when it is turned on and vice versa when it is turned off.

Switching characteristics



→ It is influenced by internal capacitance of the device and the internal impedance of the gate drive circuit.

→ At turn-on, there will be initial delay t_{dn} during which input capacitance charges to V_{DSS} .

→ There will be further delay time called rise time during which gate voltage rises to V_{GSP} used to turn on the MOSFET.

→ The total turn-on time is given by,

$$t_{on} = t_{dn} + t_r$$

→ As soon as the removal of gate voltage at time t_2 , turn-off process will be initiated.

→ t_{df} is the time during which input capacitance discharges from V_i to V_{GSP} .

→ t_f is the time during which input capacitance discharges from V_{GSP} to threshold voltage.

→ When $V_{GS} \leq V_{GSP}$, MOSFET will be turned off.

Advantage:

- High input impedance
- Lower switching losses
- Has positive temperature coefficient.
- Absence of Secondary Breakdown.


Application:

- Induction heating
- Robotics
- Stepper motor control

Thyristor:

- Denotes a family of Semiconductor devices used for power control in dc and ac systems
- The earliest member is SCR which is widely used.
- It is derived from the combination of Thyatron and Transistor because it is a solid state device like transistor and has characteristics similar to thyatron tube.

Construction:



→ It is a four layer three junction p-n-p-n Semiconductor device

Switching device

→ It has three terminals

Anode

Cathode

Gate


→ Normally, it consists of four layers of alternate P type and N type Silicon Semiconductors forming three junction J₁, J₂, J₃.


→ For lightening the Hybrids to the heat sink with a help of a nut, a threaded portion is needed.

→ The terminal connected to outer P region is called anode and terminal connected to outer N region is called Cathode and that connected to inner P region is called Gate.

→ When the hybrids is used for large current rating, they need better cooling and it can be achieved by mounting them on heat sinks.

Characteristics:





→ It has three basic modes of operation

Reverse Blocking mode

Forward Blocking mode

Forward Conduction mode

Reverse Blocking mode:

→ When Cathode is made positive with respect to anode with switch S open, the Thyristor is reverse biased.

→ Junctions J_1, J_3 are reverse biased and J_2 is forward biased.

→ A small leakage current of the order of few mA will flow. This is the reverse blocking mode indicated by OP.

→ If the reverse voltage is increased, then at reverse breakdown voltage V_{BR} , an avalanche occurs at J_1 and J_3 and there is rapid increase in reverse current.

→ A large current associated with V_{BR} give rise to more losses in SCR which may result in damage to the thyristor. Therefore the max working reverse voltage does not


Forward Blocking mode:

→ When anode is made positive with respect to cathode, with switch closed, Thyristor is said to be forward biased.

→ The Junction J_1 , J_2 are forward biased and J_3 is reverse biased.

→ In this mode a small current called forward leakage current will flow and therefore the device offers a high impedance.

→ The line OM represents the forward blocking mode.



Forward Conduction mode:

→ When anode to cathode forward voltage is increased with gate circuit open, reverse biased junction J_3 will have an avalanche breakdown at a voltage called forward breakover voltage (V_{BO}).

→ After this breakdown, the device will get turned on with point M at once shifting to N and then to a point anywhere between N and K.

→ The region NK represents the forward conduction mode.

→ A Thyristor can be brought from forward blocking mode to forward conduction mode by turning it on by applying

i) positive gate pulse between gate and Cathode

ii) a forward breakover voltage across anode + Cathode.


IGBT

- This device is developed by combining the advantage of both BJT and PMOSFET.
- Has high input impedance and low on-state power loss.

Construction:



→ It has three terminals namely Gate, Collector and Emitter.



- On p substrate, two heavily doped n⁺ regions are diffused.
- An insulating layer of SiO₂ is grown on the surface.
- Now the insulating layer is etched in order to embed metallic Source and drain terminals.
- n⁺ regions make contact with Gate and Collector terminals.
- p⁺ substrate is called injection layer since it injects holes into n layer. The n⁻ layer is called drift region.

→ the thickness of the n layer determines the Voltage blocking capability of IGBT

→ The p layer is called Body of IGBT. The n layer in the p⁺ and p regions serves to accommodate the depletion layer of Pn junction.

Working :

→ when collector is made positive with respect to emitter, the diode gets forward biased.

→ when there is no voltage between gate and emitter, the junction between n and p region are reverse biased and hence there will be no current flow from collector to emitter.

→ when gate is made positive later with respect to emitter, an inversion layer is formed in the upper part of P region and this layer will short circuit n region with n⁺ region.

→ Now p⁺ region injects holes into n drift region and then it is flooded with electrons from p body region and holes from p⁺ collector region.

→ Due to the above operation, Conductivity of n region will get increased and therefore IGBT gets turned on and begins to conduct I_c .


$$I_c = I_E$$

$$I_c = I_h + I_e$$


I_h → hole Current

I_e → electron Current

Characteristics



V-I characteristics:



→ A plot b/w I_c and V_{ce} for various values of V_{ge} will give the V-I characteristics of IGBT.


→ In this the controlling parameter is V_{ge} since it is a Voltage controlled device

→ The characteristics is similar to BJT in the forward direction.

→ When the device is off, J_2 blocks forward voltage and the reverse voltage appears across collector and emitter, J_1 blocks it.

→ V_{RE} is the maximum reverse breakdown voltage.

Transfer characteristics



→ A plot between I_C and V_{BE} gives the transfer characteristics

→ when the value of V_{BE} is less than V_{GET} , the device will be in off-state

Application

→ DC and AC motor drives

→ UPS

→ power supplies and drives for solenoids, relays

and contacts

Yolk-
Complex
Digital
30/40%

Amplifier

- It is a circuit which increases the amplitude of the given input signal without changing the frequency.
- It is used in radio, television & communication circuits.
- The amplifying elements are BJT and FET.

Classification:

a) Based on transistor configuration

CE amplifier

Cc amplifier

CB amplifier

b) Based on active devices

BJT amplifier

FET amplifier

c) Based on operating condition

Class A

Class B

Class AB

Class C

d) Based on number of stages

Single stage

Multi Stage

e) Based on output

Voltage amplifier

Power amplifier

f) Based on frequency response

Audio frequency

Intermediate frequency

Radio frequency

g) Based on Bandwidth


Narrow Band

Wide Band

Single stage Amplifier

→ It has only one amplifying device

BJT - CE Amplifier



→ The EB junction is forward biased by V_{BE} and CB junction is reverse biased by V_{CE} and hence the transistor remains in active region throughout the operation.

→ C_1, C_2 are the coupling capacitors to provide d.c. isolation at the input and output of the amplifier

→ A/p signal is given to BE Circuit and the amplified output signal is taken from CE Circuit.


Under d.c. Condition

$$I_B = \frac{V_{CC} - V_{BE}}{R_B} \approx \frac{V_{CC}}{R_B}$$

$$I_C = \beta I_B$$


$$V_{CE} = V_{CC} - I_C R_C$$

CE Amplifier with a single power supply



→ When a.c. is applied, during positive half cycle, the forward bias of the base-emitter junction V_{BE} is increased and hence I_B will increase.


→ I_C is increased by β times the increase in I_B and V_{CE} will get decreased.



Characteristics:


- Large Current gain
- Large Voltage gain
- Large power gain
- Voltage phase shift of 180°
- Moderate input impedance
- " " output impedance

CC Amplifiers



- The EB junction is forward biased by power supply V_{EE} and CB is reverse biased by V_{CC} . Therefore the transistor remains in the active region throughout the operation.
- I/p signal is given to base-collector circuit and output signal is taken from emitter-collector circuit.

CE Amplifier with single power supply




$$V_o = I_E R_E$$

$$V_o = \beta I_B R_E$$

- When a.c signal is applied, during positive half cycle, V_B increases and hence I_B will increase.

$$I_E = I_C + I_B$$


- I_E will increase and the output voltage will get increase.



Characteristics

- High Current gain
 - unity Voltage gain
 - Power gain = Current gain
 - No current (or) voltage phase shift
 - Large input impedance
 - Small output impedance

CB Amplifier




→ The BE junction is forward biased by V_{EE} and CB junction is reverse biased by V_{CC} and hence transistors remain in the active region throughout the operation

→ I/p signal is given to emitter bias circuit and O/p signal is taken from collector bias circuit

$$V_o = V_{CE} - I_c R_C$$

→ When a.c. Signal is applied at the input, during positive half cycle, the amount of forward bias to BE junction will decrease & hence I_B will decrease and also I_C will get decreased.



Characteristics

- Current gain less than unity
- High Voltage gain
- Power gain = Voltage gain
- No phase shift for current (or) voltage
- Small input and large output impedance

FET Amplifiers


→ the small signal model of FET is used for analysing the FET amplifiers configuration.

Common Source

Common drain (or) Source follower


Common gate

Cs Amplifier



(Cs amplifier)

Small Signal Equivalent Circuit



Voltage gain

$$V_o = \frac{-R_D}{R_D + Y_d} \mu V_{gs}$$

$V_{gs} = V_i$ (input Voltage)

$$\text{Voltage gain, } A_v = \frac{V_o}{V_i} = -\frac{\mu R_D}{R_D + Y_d}$$

Input Impedance

$$Z_i = R_G$$

$$R_G = R_1 \parallel R_2$$

Output Impedance

→ It is the Impedance measured at the output terminal with $V_i = 0$.

When $V_i = 0$, $V_{gs} = 0$


$$\mu V_{gs} = 0$$

$$Z_o = Y_d \parallel R_D$$

$$Z_o \approx R_D$$

y_d is far greater than R_D

CD Amplifier



$$\text{Output Impedance, } Z_o = \frac{\alpha_d}{\beta(1+\beta)} R_S$$

If $\mu \gg 1$,

$$Z_o = \frac{\alpha_d}{\beta} R_S$$

$$= \frac{1}{g_m} R_S$$

Frequency Response


→ Defined as the measure of output parameter variation with respect to variation of input frequency.

→ The ratio of amplitude of the output sinusoidal to the amplitude of input sinusoidal is defined as amplifier gain.


Low Frequency Response of BJT Amplifiers

→ It is determined by the emitter bypass capacitor and the coupling capacitors

→



Small signal equivalent circuit



$$\text{Output Voltage } V_o = \frac{R_s}{R_s + r_{sd}} \times \frac{\mu}{\mu+1} V_{gd}$$

$$V_o = \frac{\mu R_s V_{gd}}{(\mu+1) R_s + r_{sd}}$$

$$V_{gd} = V_i$$

Voltage gain

$$A_v = \frac{V_o}{V_i} = \frac{\mu R_s}{(\mu+1) R_s + r_{sd}}$$

Input Impedance

$$Z_i = R_s$$


Output Impedance

$$\rightarrow V_i = 0$$

$$V_{gd} = 0$$

$$\frac{\mu}{\mu+1} V_{gd} = 0$$

Small signal hybrid equivalent circuit



$$V_o = -h_{fe} i_b R_c$$

$$I_b = \frac{V_s}{R_s + R_i}$$

$$Z_e = R_e$$

$$1 + j\omega C_e R_e$$

$$V_o = \frac{-h_{fe} R_c V_s}{R_s + h_{ie} + (1 + h_{fe}) Z_e} = \frac{-h_{fe} R_c V_s}{R_s + h_{ie} + (1/h_{fe}) R_e}$$

$$A_v = \frac{V_o}{V_s} = \frac{-h_{fe} R_c}{R_s + h_{ie} + \frac{(1 + h_{fe}) R_e}{1 + j\omega C_e R_e}}$$

$$= \frac{-h_{fe} R_c}{R_s + h_{ie}} \left[\frac{(1 + j\omega C_e R_e) R}{R + R' + j\omega C_e R R e} \right]$$

where $R_s + h_{ie} = R$

$$(1 + h_{fe}) R_e = R'$$

$$= \frac{-h_{fe} R_c}{R_s + h_{ie}} \left[\frac{\frac{1}{1 + \frac{(h_{fe} + 1) R_e}{(R_s + h_{ie}) R_e}}}{(R_s + h_{ie})(1 + j\omega C_e R_e)} \right]$$

$$A_v = \frac{-h_{fe} R_c}{R_s + h_{ie}} \left[\frac{1 + j\omega C_e R_e}{1 + j\omega C_e R_e + \frac{(1+h_{fe}) R_o}{R_s + h_{ie}}} \right]$$

$$A_v = \frac{-h_{fe} R_c}{R \left(1 + \frac{R'}{R} \right)} \left[\frac{1 + j\omega C_e R_e}{1 + \frac{j\omega C_e R_e R}{R + R'}} \right]$$


$$A_{vmid} = -\frac{h_{fe} R_c}{R}$$

$$A_v = \left[\frac{A_{vmid}}{1 + R'/R} \right] \left[\frac{1 + j(f/f_0)}{1 + j(f/f_p)} \right]$$

where $f_0 = \frac{1}{2\pi C_e R_e}$, $f_p = \left(\frac{R + R'}{2\pi C_e R_e R} \right)$, $\frac{1 + (R'/R)}{2\pi C_e R_e}$

Gain in db,

$$\begin{aligned} 20 \log_{10} \left| \frac{A_v}{A_{vmid}} \right| &= 20 \log_{10} \left(1 + \frac{R}{R'} \right) + 20 \log \left(\frac{f}{f_0} \right) \\ &\quad - 20 \log_{10} \left(\frac{R}{f_p} \right) \end{aligned}$$



$\frac{R'}{R} \gg 1$ & $f_p \gg f_0$ at $f = f_p$

$$\left| \frac{A_v}{A_{\text{voltage}}} \right| = \frac{1}{1 + \left(\frac{R'}{R_s} \right)} \frac{f_p/f_0}{\sqrt{1+1}} = \frac{1}{\sqrt{2}} \left(\frac{f}{f_p} \right)$$

$$f_i = f_p \approx \frac{(1+h_{fe})}{(R_s + h_{ie}) 2\pi C_e}$$


Effect of Coupling Capacitor

$$\frac{1}{\omega C_{in}} = R_i + R_s$$

$$\omega = \frac{1}{C_{in} (R_s + R_i)}$$

$$f_i = \frac{1}{2\pi C_{in} (R_s + R_i)}$$

Low Frequency Response of JFET Amplifier



$$V_{GS} = \frac{V_S R_{G1}}{R_{G1} + R + \frac{1}{sC_{G1}}}$$

$$= \frac{V_S R_{G1} \cdot s}{(R_{G1} + R) s + \frac{1}{C_{G1}}}$$

$$V_{GS} = \frac{V_S R_{G1}}{R_{G1} + R} \left[\frac{s}{s + \frac{1}{C_{G1}(R_{G1} + R)}} \right]$$

$$\frac{V_{GS}}{V_S} = \frac{R_{G1}}{R_{G1} + R} \times \left[\frac{s}{s + \frac{1}{C_{G1}(R_{G1} + R)}} \right]$$

$$= \frac{R_{G1}}{R_{G1} + R} \left[\frac{s}{s + 1/\tau} \right]$$

$$\textcircled{1}_{PI} = \frac{1}{C_{G1}(R_{G1} + R)} = 1/\tau$$

Effect of bypass Capacitor

$$\begin{aligned} I_d &= \frac{V_{GS}}{\frac{1}{g_m} + Z_S} = \frac{g_m V_{GS}}{1 + Z_S g_m} \\ &= \frac{g_m V_{GS} Y_S}{Y_S + g_m} \end{aligned}$$

$$Z_S - R_S || \frac{1}{C_S s} = \frac{1}{Y_S}$$

$$I_d = g_m \left(\frac{1}{R_s} + sC_S \right) V_{GS}$$

$$\frac{1}{R_s + sC_S + g_m}$$

$$I_d = g_m V_{GS} \left(s + \frac{1}{R_s C_S} \right)$$


$$s + \left(\frac{1}{R_s} + g_m \right) \frac{1}{C_S}$$

$$\omega_{p_0} = \frac{1}{C_S} \left(\frac{1}{R_s} + g_m \right)$$

$$\omega_a = \frac{1}{R_s C_S}$$

High frequency analysis

i) BJT amplifier:



Let $\gamma_{b'e} = h_{ie}$

$$g_m V_{be} = h_{fe} I_b$$

$$g_m = \frac{h_{fe}}{h_{ie}}$$

$$R_{b'e} = \gamma_{b'e} \parallel (R_b + \gamma_{bb})$$

$$R_o = R_c \parallel R_L$$


$$C_{eq} = C_{b'e} + C_{b'e} (1/A_v)$$

$$C_{eq} = C_{b'e} + C_{b'e} (1 + g_m R_L)$$

$$C_0 = \frac{C_{b'e} (1/A)}{A}$$

$$= \frac{C_{b'e} (1 + g_m R_L)}{g_m R_L}$$

$$C_0 = C_{b'e} \left(1 + \frac{1}{g_m R_L} \right)$$



$$V_{th} = \frac{R_{b'e} V_s}{\gamma_i + R_{be}}$$

$$V_{b'e} = \left(\frac{\frac{1}{j\omega C_{eq}}}{R_{th} + \frac{1}{j\omega C_{eq}}} \right) \left(\frac{R_{b'e} V_s}{\gamma_i + R_{be}} \right)$$

$$\begin{aligned} V_{be} &= \left(\frac{1}{R_{th} j\omega C_{eq} + 1} \right) \left(\frac{R_{b'e}}{\gamma_i + R_{be}} \right) V_s \\ &= \frac{1}{1 + j \left(\frac{\omega}{\omega_{21}} \right)} \left(\frac{R_{b'e}}{\gamma_i + R_{be}} \right) V_s \end{aligned}$$

$$\omega_{21} = \frac{1}{R_{th} C_{eq}}$$

By Considering o/p Current,

$$V_o = -g_m V_{b'e} R_o \left(\frac{\frac{1}{j\omega C_o}}{R_o + \frac{1}{j\omega C_o}} \right)$$

$$V_o = -g_m V_{b'e} R_o \left(\frac{1}{1 + R_o j\omega C_o} \right)$$

$$= -g_m V_{b'e} R_o \left(\frac{1}{1 + j \frac{\omega}{\omega_{22}}} \right)$$

$$\omega_{22} = \frac{1}{R_o C_o}$$

$$A_v = \frac{V_o}{V_s} = \frac{V_{b'e}}{V_s} \cdot \frac{V_o}{V_{b'e}}$$

$$A_v = -\frac{1}{1+j\frac{\omega}{\omega_{01}}} \left(\frac{R_{b'e}}{R_i + R_{b'e}} \right) g_m \cdot R_o \left(\frac{1}{1+j\left(\frac{\omega}{\omega_{22}}\right)} \right)$$

$$A_v = A_{V_{01}} V_{V_{02}} \left(\frac{1}{1+j\frac{\omega}{\omega_{21}}} \right) \left(\frac{1}{1+j\left(\frac{\omega}{\omega_{22}}\right)} \right)$$

$$A_v = A_{V_0} \left(\frac{1}{1+j\frac{\omega}{\omega_{21}}} \right) \left(\frac{1}{1+j\left(\frac{\omega}{\omega_{22}}\right)} \right)$$

*Don't So
Completed
Any.*

$$A_{V_1} = \frac{V_2}{V_1} = A_1 \angle \theta_1$$

A_1 → Voltage gain of first stage

θ_1 → phase angle between output and input

Voltage of this stage.

Similarly, $A_V = \frac{V_0}{V_1} = \frac{V_2}{V_1} \cdot \frac{V_3}{V_2} \cdots \frac{V_n}{V_{n-1}} \cdot \frac{V_0}{V_n}$

$$= A_{V_1} A_{V_2} A_{V_3} A_{V_4} \dots A_{V_{n-1}} A_{V_n}$$

$$= A_1 A_2 \dots A_n \angle \theta_1 + \theta_2 + \dots + \theta_n$$

$$A_V = A \angle \theta$$

→ The voltage gain is in terms of current gain.

$$A_V = \frac{A_i R_L}{R_i}$$

$$\text{For } n^{\text{th}} \text{ stage, } A_{Vn} = \frac{A_i R_{L_n}}{R_{in}}$$

→ The current gain and input impedance of n^{th} stage is given by,

$$A_{in} = \frac{-h_{fe}}{1 + h_{ie} R_{in}}$$

$$R_{in} = h_{ie} + h_{oe} A_{in} R_{in}$$

→ It is important to note that which type of connection must be used in cascade to obtain the maximum voltage gain and other desired characteristics.

→ The CC configuration will not be used in intermediate stage hence the voltage gain is less than unity.

→ In many cases, CC (or) CB stage is used as input because of impedance consideration even at the expense of voltage (or) current gain.

Effect of cascading of Amplifiers

→ When one (or) more stage connected in cascade, the output of the first stage is connected to the input of the second stage and so on, result in which there will be a significant change in the overall frequency response.

→ In the high frequency region, the output capacitance C_o must include the stray capacitance (or) stray capacitance, the parasitic capacitance and Miller Capacitance.


→ Further there will be additional low frequency levels due to the second stage having the ~~lowest~~ lowest cutoff frequency. The lower cutoff frequency is determined by the stage having the highest lower cutoff frequency.



Differential Amplifier:

→ The function of differential amplifier is to amplify the difference between two signals.

→ The need for differential amplifier arises in many physical measurements where response from d.c to many megahertz is required.



→ The output signal in a differential amplifier is proportional to the difference between the two input signals.

$$V_o = A_d (V_1 - V_2)$$


→ If $V_1 = V_2$, the output voltage is zero. A non-zero output is obtained if V_1 and V_2 are not equal.

→ The difference mode input voltage is defined.

as $V_d = (V_1 - V_2)$ and the common mode input


voltage is defined as $V_{cm} = \frac{(V_1 + V_2)}{2}$

Differential amplifier using BJT:



A.C analysis

Differential mode gain:



→ Let the two signals have a magnitude of $V_s/2$ and differ from each other by 180° phase shift.

→ Since $I_{E1} = I_{E2}$ and out of phase by 180° , they cancel each other.

→ Applying KVL to loop A₁, the input loop.

$$I_b (R_s + h_{ie}) = \frac{V_s}{2}$$

$$I_b = \frac{V_s}{2(R_s + h_{ie})}$$

→ Apply KVL to Loop A₂, the output voltage is

$$V_o = -h_{fe} I_b R_c$$

$$V_o = -h_{fe} R_c \frac{V_s}{2(R_s + h_{ie})}$$

$$\frac{V_o}{V_s} = -\frac{h_{fe} R_c}{2(R_s + h_{ie})}$$

→ Negative sign indicates 180° phase difference between input and output. As the magnitude of the input signals are equal, and are out of phase by 180° , we have

$$V_{id} = V_i - V_o = \frac{V_s}{2} - \left(-\frac{V_s}{2}\right) = V_s$$


$$A_d = \frac{V_o}{V_{id}} = \frac{V_o}{V_s} = \frac{h_{fe} R_c}{2(R_s + h_{ie})}$$

→ When the output of a differential amplifier is measured with reference to the ground point, it is called unbalanced output.

→ A_d for a Unbalanced Case can be derived by considering the Unbalanced output across two collectors of Q_1 & Q_2 .

$$A_d = \frac{2 h_{fe} R_C}{2(R_S + h_{ie})} = \frac{h_{fe} R_C}{R_S + h_{ie}}$$

Common mode gain :-



→ For Common mode analysis, consider that the input signals are having same magnitude V_S and are in same phase. Therefore

$$V_C = \frac{V_1 + V_2}{2} = \frac{V_S + V_S}{2} = V_S$$

$$V_O = A_c V_C, \quad A_c = \frac{V_O}{V_S}$$

→ The current through R_E is $2I_F$. The emitter resistance is assumed to be $2R_E$ and emitter current to be I_F instead of $2I_F$.

→ Current through $R_C = I_L$

Effective emitter resistance = $2R_E$

Current through emitter resistance = $I_L + I_b$

Current through $h_{oe} = (I_L - h_{fe} I_b)$

Applying KVL to the input side,

$$I_b R_S + I_b h_{ie} + 2R_E (I_L + I_b) = V_S$$

$$V_S = I_b (R_S + h_{ie} + 2R_E) + I_L (2R_E)$$

$$V_O = -I_L R_C$$

→ Apply KVL to output loop.

$$I_L R_C + 2R_E (I_L + I_b) + \frac{(I_L - h_{fe} I_b)}{h_{oe}} = 0$$

$$I_L R_C + 2R_E I_L + 2R_E I_b + \frac{I_L}{h_{oe}} - \frac{h_{fe} I_b}{h_{oe}} = 0$$

$$I_b \left[2R_E - \frac{h_{fe}}{h_{oe}} \right] + I_L \left[R_C + 2R_E + \frac{1}{h_{oe}} \right] = 0$$

$$I_L \left[R_C + 2R_E + \frac{1}{h_{oe}} \right] = -I_b \left[2R_E - \frac{h_{fe}}{h_{oe}} \right]$$

$$\frac{I_L}{I_b} = \frac{\left[\frac{h_{fe}}{h_{oe}} - 2R_E \right]}{\left[R_C + 2R_E + \frac{1}{h_{oe}} \right]}$$

$$\frac{I_L}{I_b} = \frac{\left[\frac{h_{fe}}{h_{oe}} - 2R_E \right]}{\left[R_C + 2R_E + \frac{1}{h_{oe}} \right]}$$

$$\frac{I_L}{I_b} = \frac{h_{fe} - 2R_E h_{oe}}{1 + h_{oe}(2R_E + R_C)}$$

$$I_b = I_L \frac{[1 + h_{oe}(2R_E + R_C)]}{h_{fe} - 2R_E h_{oe}}$$

$$V_S = I_L \frac{[1 + h_{oe}(2R_E + R_C)](R_S + h_{ie} + 2R_E)}{h_{fe} - 2R_E h_{oe}} + I_L 2R_E$$

$$\frac{V_S}{I_L} = \frac{[1 + h_{oe}(2R_E + R_C)](R_S + h_{ie} + 2R_E)}{h_{fe} - 2R_E h_{oe}} + 2R_E$$

$$= \frac{[1 + h_{oe}(2R_E + R_C)](R_S + h_{ie} + 2R_E) + 2R_E [h_{fe} - 2R_E h_{oe}]}{h_{fe} - 2R_E h_{oe}}$$

$$\frac{V_S}{I_L} = \frac{h_{oe} R_C [R_S + h_{ie} + 2R_E] + 2R_E (1 + h_{fe}) + R_S (1 + 2R_E h_{oe}) + h_{ie} (1 + 2R_E h_{oe})}{h_{fe} - 2R_E h_{oe}}$$

Rearranging the last two terms in the numerator, we get:

$$\frac{V_S}{I_L} = \frac{h_{oe} R_C [2R_E + R_S + h_{ie}] + 2R_E (1 + h_{fe}) + (R_S h_{ie})(1 + 2R_E h_{oe})}{(h_{fe} - 2R_E h_{oe})}$$

$$h_{oe} R_C \ll 1$$

$$\therefore \frac{V_S}{I_L} = \frac{2R_E (1 + h_{fe}) + (R_S + h_{ie})(1 + 2R_E h_{oe})}{h_{fe} - 2R_E h_{oe}}$$


$$\begin{aligned}
 A_C &= \frac{V_o}{V_S} = \frac{-I_L R_C}{V_S} \\
 &= \frac{-(h_{FE} - 2R_E h_{oe}) R_C}{2R_E(1+h_{FE}) + (R_S + h_{ie})(1+2R_E h_{oe})} \\
 &= \frac{R_C(h_{FE} - h_{oe})}{2R_E(1+h_{FE}) + (R_S + h_{ie})(1+2R_E h_{oe})}
 \end{aligned}$$

$$A_C = \frac{-R_C h_{FE}}{R_S + h_{ie} + 2R_E(1+h_{FE})}$$


SINGLE TUNED AMPLIFIERS:

→ Single tuned amplifiers use one parallel resonant circuit as the load impedance in each stage and all the tuned circuits are tuned to the same frequency.

CAPACITIVE COUPLED SINGLE TUNED AMPLIFIER




EQUIVALENT CIRCUIT:-



→ In the Capacitance coupled single tuned amplifier, output across the tuned circuit is coupled to the next stage through the coupling capacitor C_c . The tuned circuit formed by L and C resonates at the frequency of operation.

→ In the equivalent circuit, R_i is the input resistance of the next stage.

MODIFIED EQUIVALENT CIRCUIT



→ In the simplified circuit, all the capacitances in the input circuit can be grouped together to form C_S given by,

$$C_S = C_{b'e} + C_1 + C_{b'c}(1-A)$$

→ Similarly, all the capacitances in the output circuit can be grouped together to form C given by

$$C = C_{b'c} \left(\frac{A-1}{A} \right) + C_2 + C'$$

$$G_{ce} = \frac{1}{Z_{ce}} = h_{oe} - g_m h_{be} \approx h_{oe} = \frac{1}{R_o}$$

→ The reactances of the bypass capacitor C_E and the coupling capacitor C_C are negligibly small at the operating frequency and these elements can be neglected.

$$\begin{aligned} Y_i &= \frac{1}{R+j\omega L} = \frac{(R-j\omega)}{(R+j\omega)(R-j\omega)} \\ &= \frac{(R-j\omega)}{R^2 + \omega^2 L^2} \\ &= \frac{R}{(R^2 + \omega^2 L^2)} - j \frac{\omega L}{(R^2 + \omega^2 L^2)} \end{aligned}$$

$$= \frac{1}{R_P} + \frac{j}{j\omega L_P}$$

$$R_P = \frac{R^2 + \omega^2 L^2}{R} \quad L_P = \frac{R^2 + \omega^2 L^2}{\omega^2 L}$$

$$\text{Quality factor, } Q_0 = \frac{\omega_0 L}{R}$$

$$R_p = \frac{R^2 + \omega^2 L^2}{R}$$

$$= R \left(R + \frac{\omega^2 L^2}{R} \right)$$


$$R_p = \frac{\omega^2 L^2}{R}$$

$$L_p = \frac{R^2 + \omega^2 L^2}{\omega^2 L}$$

\therefore num & den by $\omega^2 L$

$$L_p = \frac{R^2}{\omega^2 L} + L$$

$$L_p = L$$




$$\frac{1}{R_T} = \frac{1}{R_0} + \frac{1}{R_p} + \frac{1}{R_i}$$

\rightarrow the effective quality factor or the circuit magnification factor of the entire output circuit including R_p and R_i at resonant frequency ω_0 is given by.

$Q_e = \frac{\text{Susceptance of } L \text{ (or) } C}{\text{Conductance of } R_L}$

(ω_0 is the natural frequency of the circuit)



$$Q_e = \frac{\omega_0 C R_L}{R_L} = \frac{R_L}{\omega_0 L}$$

From the output circuit $V_o = -g_m V_{be} Z$

$$\begin{aligned} Y &= \frac{1}{Z} \\ &= \frac{1}{R_L} + \frac{1}{j\omega L} + j\omega C \\ &= \frac{1}{R_L} \left[1 + \frac{R_L \omega_0}{j\omega L} + j\omega_0 C R_L \right] \end{aligned}$$

Multiplying numerator and denominator by ω_0 .

$$Y = \frac{1}{R_L} \left[1 + \frac{R_L \omega_0}{j\omega L \omega_0} + \frac{j\omega_0 C R_L}{\omega_0} \right]$$

$$\frac{R_L}{\omega_0 L} = \omega_0 C R_L = Q_e$$

$$Y = \underbrace{1 + jQ_e \left[\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right]}_{R_L}$$

$$Z = \frac{1}{Y} = \frac{R_L}{1 + jQ_e \left[\frac{\omega}{\omega_0} - \frac{\omega_0}{\omega} \right]}$$

δ indicate the fractional frequency variation i.e.,
 Variation in frequency is expressed as a fraction of
 the resonant frequency

$$\delta = \frac{\omega - \omega_0}{\omega_0} = \frac{\omega}{\omega_0} - \frac{\omega_0}{\omega_0} = \frac{\omega}{\omega_0} - 1$$

$$\frac{\omega}{\omega_0} = 1 + \delta$$

$$Z = \frac{R_L}{1 + j Q_c \left[(1 + \delta) - \frac{1}{1 + \delta} \right]}$$

$$= \frac{R_L}{1 + j Q_c \left[\frac{(1 + \delta)^2 + 2\delta - 1}{1 + \delta} \right]}$$

$$Z = \frac{R_L}{1 + 2j Q_c \delta \left[\frac{Q_c + 1}{(1 + \delta)} \right]}$$

$$\boxed{\delta < 1}$$

$$Z = \frac{R_L}{1 + j Q_c \delta}$$

At resonance, $\omega = \omega_0$ & $\delta = 0$.

$$Z = R_L = R_0 \parallel R_p \parallel R$$

$$R_p = \frac{\omega_0^2 L^2}{R} = \frac{\omega_0 L}{\omega_0 C R}$$

$$= \frac{L}{C R}$$

$$R_p = \frac{\omega_0^2 L^2}{R}$$

$$Q_0 = \frac{\omega_0 L}{R}$$

$$Q_0^2 = \frac{\omega_0^2 L^2}{R^2}$$

$$R_p = Q_0^2 R = \omega_0 L Q_0$$

Q_0 is the Q of the coil alone at resonance

$$V_{b'e} = V_i \frac{\gamma_{be}}{\gamma_{bb'} + \gamma_{be}}$$

$$V_o = -g_m V_{b'e} Z$$

$$= -g_m \left(V_i \frac{\gamma_{be}}{\gamma_{bb'} + \gamma_{be}} \right) Z$$

$$A = \frac{V_o}{V_i} = -g_m \left(\frac{\gamma_{be}}{\gamma_{bb'} + \gamma_{be}} \right) Z$$

$$A = -g_m \left(\frac{\gamma_{be}}{\gamma_{bb'} + \gamma_{be}} \right) \frac{R_L}{1 + j \omega Q_0 \delta}$$

→ The voltage gain at resonance $\delta=0$ is given by

$$A_{res} = -g_m \left(\frac{\gamma_{be}}{\gamma_{bb'} + \gamma_{be}} \right) \cdot R_L$$

$$\frac{A}{A_{res}} = \frac{1}{1 + j \omega Q_0 \delta}$$

$$\left| \frac{A}{A_{res}} \right| = \frac{1}{\sqrt{1 + (\partial \theta e)^2}}$$

$$\phi = -\tan^{-1} \partial \theta e$$

$\phi \rightarrow$ phase angle of $\frac{A}{A_{res}}$

At ω_1 , $\delta = \frac{1}{2\theta e}$ make 90° with the axis.

$$\left| \frac{A}{A_{res}} \right| = \frac{1}{\sqrt{2}} = 0.707$$

At ω_2 above ω_0 ,

$$\delta = \frac{1}{2\theta e}$$

$$\therefore \left| \frac{A}{A_{res}} \right| = \frac{1}{\sqrt{3}} = 0.707$$

The 3 dB Bandwidth $\Delta\omega = \omega_2 - \omega_1$

$$= \frac{[(\omega_2 - \omega_0) + (\omega_0 - \omega_1)]\omega_0}{\omega_0}$$

$$= \left[\frac{(\omega_2 - \omega_0)}{\omega_0} + \frac{(\omega_0 - \omega_1)}{\omega_0} \right] \omega_0$$

$$\Delta\omega = [\delta + \delta]\omega_0$$

$$\Delta\omega = 2\delta\omega_0$$

$$\text{But } \delta = \frac{1}{2\theta e}$$

$$Q_e = \frac{1}{\omega_e}$$

$$\Delta\omega = \frac{\omega_0}{Q_e}$$

$$Q_e = \omega_0 C R_L = \frac{R_L}{\omega_0 L}$$

$$\Delta\omega = \frac{\omega_0}{R_L Q_e C} = \frac{1}{A_{vL}} \text{ rad/s}$$

GAIN AND FREQUENCY RESPONSE

→ In order to obtain a high gain, several identical stages (or) tuned amplifiers can be used in cascade.

→ The overall Voltage gain is the product of the Voltage gain of individual stages.

→ The high voltage gain is accompanied by a narrow bandwidth

→ the relative gain of the single tuned amplifier with respect to the gain at resonant frequency f_0 .

$$\left| \frac{A}{A_{res}} \right| = \frac{1}{\sqrt{1 + (2\beta Q_e)^2}}$$

→ The gain of the n stage cascaded amplifier becomes

$$\left| \frac{A}{A_{res}} \right|^n = \left[\frac{1}{\sqrt{1 + (2\beta Q_e)^2}} \right]^n$$

$$= \frac{1}{\left[1 + (\omega_0 Q_e)^2 \right]^{n/2}}$$

→ The 3 dB frequencies for the n Stage Cascaded amplifier can be found by equating $\left| \frac{A}{A_{\text{res}}} \right|^n$ to $\frac{1}{\sqrt{2}}$

$$\left| \frac{A}{A_{\text{res}}} \right|^n = \frac{1}{\left[\sqrt{1 + (\omega_0 Q_e)^2} \right]^n} = \frac{1}{\sqrt{2}}$$

$$\left[\sqrt{1 + (\omega_0 Q_e)^2} \right]^n = \sqrt{2}$$

$$1 + (\omega_0 Q_e)^2 = 2^{\frac{n}{m}}$$

$$\omega_0 Q_e = \pm \sqrt{2^{\frac{n}{m}} - 1}$$

→ Substituting for δ , the fractional frequency variation

$$\delta = \frac{\omega - \omega_0}{\omega_0} \approx \frac{f - f_0}{f_0}$$

$$2 \left(\frac{f - f_0}{f_0} \right) Q_e = \pm \sqrt{2^{\frac{n}{m}} - 1}$$

$$2(f - f_0) Q_e = \pm f_0 \sqrt{2^{\frac{n}{m}} - 1}$$

$$f_2 - f_1 = \frac{f_0}{2Qe} \sqrt{2^{m-1}}$$

→ The bandwidth of n stage identical amplifier is

$$\begin{aligned} B_{in} &= f_2 - f_1 \\ &= (f_2 - f_0) + (f_0 - f_1) \\ &= \frac{f_0}{2Qe} \sqrt{2^{m-1}} + \frac{f_0}{2Qe} \sqrt{2^{m-1}} \\ &= B_1 \sqrt{2^{m-1}} \end{aligned}$$

→ where B_{in} is the bandwidth of n stages of the cascade amplifier and B_1 is the bandwidth for single stage.

→ Bandwidth of n stages B_{in} is equal to B_1 multiplied by a factor of $\sqrt{2^{m-1}}$

$$\rightarrow \text{when } n=2 ; \sqrt{2^{m-1}} = 0.643$$


$$n=3 ; \sqrt{2^{m-1}} = 0.510$$

→ The bandwidth is reduced to 64.3% for two stages and 51.0% for three stages of cascade amplifier.

NEUTRALISATION

→ The technique used for the elimination of potential oscillation is called Neutralisation.

→ BJT and FET are potentially unstable over some frequency range due to the feedback parameters present in them. If the feedback can be cancelled by an additional feedback signal that is equal in magnitude and opposite in sign, the transistor becomes unilateral from input to output till the oscillations completely stop. This is achieved by neutralization.



$$Y_{RE} = \frac{I_B}{V_{CE}} \Big|_{V_{BE}=0}$$

→ with input terminal shorted.

$$I_b = Y_{RE} V_{ce} - Y_N V_{ce}$$

$$I_b = V_{ce} [Y_{re} - Y_N]$$

$$\frac{I_b}{V_{ce}} = Y_{re} - Y_N$$

$$Y_{re} = Y_{re} - Y_N$$

→ For perfect neutralization, $Y_{re} = 0 \therefore Y_{re} = Y_N$. This indicates that oscillation does not exist if the designed circuit element matches Y_{re} for all values of frequency and operating conditions.


$$Y_{re} = -j\omega C$$

→ The fabrication of Capacitor is complex, an inductor with negative Susceptance, $B = -j(1/\omega L)$ is preferred.

→ The inductor acts as a short circuit at d.c. condition and need not be considered. This can be eliminated by using a fixed Capacitance that is transformer coupled to form 180° phase shift to produce neutralization over a limited frequency range.

Hazellins Neutralisation method

→ This method is employed in tuned RF amplifiers to maintain stability.




→ The undesired effect of the Collector to Base Capacitance of the transistor is neutralised by introducing a signal which cancels the signal coupled through the Collector to Base Capacitance.

→ C_N is connected from the bottom of C_{bc} to the base of the transistor. The neutralisation process is achieved by C_N . It introduces a signal to the base of the transistor such that it cancels out the signal fed to the base by C_{bc} .

→ A Variable Capacitor is used for Neutralisation as the value of C_{bc} changes with time. By adjusting C_N , exact neutralisation is achieved.

Neutrodyne neutralisation Technique

→ The modified Version of Hazelline technique is the Neutrodyne neutralisation technique.



→ C_N is connected to the lower end of the secondary coil of the next stage. It is insensitive to any variation in the Supply Voltage V_{cc} and provides higher stabilisation for the tuned amplifier.

POWER AMPLIFIER

→ It is designed to switch Large Currents on & off using MOSFET devices


→ MOSFET based class-D amplifier is commonly employed

→ The advantage of using MOSFET is that the turn-off time is not delayed by minority carrier storage as it is in BJT.

→ Current in MOSFET is due to majority carriers only and they are not subjected to thermal runaway

Mosfet based class-D amplifier

→ In class-D amplifier, the active device is switched "ON" and "OFF". So that it is held in the linear range for essentially zero time during each cycle of the input sine wave.



→ The analog signal modulates the sawtooth waveform so that a pulse width modulated output is obtained, which drives the class-D output amplifier, causing it to switch on and off as the pulses switch between high & low.

→ A class-D amplifier must have a filter circuit to extract the signal to be amplified from the pulsed waveform.

→ As the signal may have many frequency components a low pass filter having a cut off frequency nearer to the maximum frequency of the signal is used.

Highest signal frequency will be a better choice.

→ the output waveform is an exact replica of the input signal as the average value of the pulses depends on the pulse width.

Advantages :-

→ A very high efficiency nearing 100% can be obtained by employing class D amplifiers which spend very little time in active region, which minimizes the power dissipation.

Drawbacks :-

→ Filters with sharp cutoff frequencies are complex in design. High speed switching of large current generates noise through electromagnetic coupling called electromagnetic interference.

*Cost, IV
Complex*


UNIT - 4.

MULTI STAGE AMPLIFIERS & DIFFERENTIAL AMPLIFIER

BIMOS CASCADE AMPLIFIER:

- When the amplification of a single stage amplifier is not sufficient for a particular purpose
- (or) when the input (or) output impedance is not of correct magnitude for the intended application, two (or) more stages may be connected in cascade.

→ The main function of Cascading stages is that the large overall gain is achieved



Voltage gain:

→ The resultant Voltage gain is given by the product of the individual Voltage gains of each stage.

UNIT - 5. FEEDBACK AMPLIFIERS &

works well at low power levels and
oscillators

Advantage of Negative feedback:

→ Better stabilized Voltage gain

→ Enhanced frequency response

→ Higher input impedance

→ Lower output impedance

→ Reduction in noise

→ Increase in linearity

Voltage-Series Feedback:


→ The examples of Voltage-Series Topology are

i) BJT Common-Collector amplifier

ii) FET Common-Drain amplifier

iii) Voltage-Series feedback pair

i) BJT-Common Collector amplifier



→ The voltage gain with feedback is given by,

$$A_{vf} = \frac{A_v}{D} \cdot \frac{h_{fe} R_E}{R_S + h_{ie} + h_{fe} R_E}$$

→ If $h_{fe} R_E \gg R_S + h_{ie}$, then $A_{vf} \approx 1$.

→ The input resistance without feedback is given by,

$$A_{vf} = 1 \quad R_i = R_S + h_{ie}$$

→ The input resistance with feedback is given by,

$$R_{if} = R_i D = \frac{(R_S + h_{ie}) \times R_E + h_{ie} h_{fe} R_E}{R_S + h_{ie}}$$

→ The output resistance with feedback is given by,

$$R_{of} = \frac{R_o}{1 + \beta A_v}$$


→ By considering the external load,

$$R_{of}' = \frac{R_o'}{D} = \frac{R_E (R_S + h_{ie})}{R_S + h_{ie} + h_{fe} R_E}$$

where $R_o' = R_L = R_E$

$$R_{of} = \lim_{R_L \rightarrow \infty} R_{of}' = \frac{R_E + (1+\beta) R_S}{h_{fe}}$$

i) FET Source follower:



→ the feedback signal is the Voltage V_f across R_s
and the sampled signal is the output Voltage V_o across
 R_s .

→ The basic amplifier without feedback is obtained


by

To find the input circuit


→ Set $V_o = 0$ and hence V_f appears directly b/w
G and S at the input side.

To find the output circuit

→ Set $I_D = 0$ and hence R_o appears only in the
output loop.



→ The equivalent circuit after replacing the FET by its low-frequency model is given by.



→ Here V_f and V_o are equal and hence $B = V_f/V_o = 1$

→ The Voltage gain without feedback is given by.

$$A_v = \frac{V_o}{V_i} = \frac{g_m V_{gs} \times d \times R_s}{(R_d + R_s) V_s} = \frac{\mu R_s}{R_d + R_s}$$

→ where $\mu = g_m \times d$ and $V_s = V_{gs}$.

→ The desensitivity is given by,

$$D = 1 + \beta A_v = 1 + \frac{\mu R_s}{R_d + R_s} = \frac{R_d + (1 + \mu) R_s}{R_d + R_s}$$

$B = 1$

→ The voltage gain with feedback is given by,

$$A_{vf} = \frac{Av}{D} = \frac{\mu R_s}{\gamma_d + (\mu + 1) R_s}$$

→ The output resistance of the amplifier with feedback without considering the external load resistance


$$R_{of} = \frac{R_o}{D} = \frac{\gamma_d}{\mu + 1 + \frac{1}{\gamma_d}}$$

→ By Considering the external load

$$R_{of} = \frac{R_o}{D} = \frac{R_s \gamma_d}{R_s + \gamma_d} \times \frac{\gamma_d + R_s}{\gamma_d + (\mu + 1) R_s}$$

$$R_{of} = \frac{R_s \gamma_d}{\gamma_d + (\mu + 1) R_s}$$

(ii) Voltage Series feedback pair



$$\frac{2A(\mu + 1) + B}{2A + B} = \frac{2A(1 + \frac{R_2}{R_1}) + B}{2A + B} = C$$


- The base CE stages output of the second stage is retained through the feedback network $R_1 - R_2$ in opposition to the input signal V_s .
- As the sampled signal is taken directly from the output node and the feedback signal is applied in series with the external excitation, this is another case of Voltage Series feedback topology.
- The basic amplifier without feedback is given by,

i) To find the input circuit:

Set $V_o = 0$ and hence R_2 appears in parallel with R_1 between the emitter of first transistor and ground.

ii) To find the output circuit:

Set $I_b = 0$ and hence R_1 is placed in series with R_2 between the collector of second transistor and ground.




- In two stage output of the second stage is returned through the feedback network $R_1 - R_2$ in opposition to the input signal v_s .
- As the sampled signal is taken directly from the output node and the feedback signal is applied in series with the external excitation, this is another case of Voltage Series feedback topology.
- The basic amplifier without feedback is given by:

i) To find the input Circuit

Set $V_o = 0$ and hence R_2 appears in parallel with R_1 between the emitter of first transistor and ground.

ii) To find the output Circuit

Set $I_{c2} = 0$ and hence R_1 is placed in series with R_2 between the collector of second transistor and ground.




→ The feedback factor is given by:

$$\beta = \frac{V_f}{V_o} = \frac{R_1}{R_1 + R_2}$$

→ The two stage CE amplifier with voltage series

feedback is given by,



→ For this amplifier, the voltage gain A_f is given

approximately by β^2 and is thus stabilized against changes in temperature and replacement of transistors.


Current Series feedback:

→ The examples of this topology are

i) Common emitter amplifier

ii) FET Common Source amplifier

④ BJT CE amplifiers with Emitter Resistor R_E




→ The feedback signal is the Voltage v_f across R_E


and the sampled signal is I_o .

→ To obtain the basic amplifier without feedback, the input circuit of the amplifier is obtained by opening the output loop and hence R_E appears in the input side.

→ The output Current is obtained by opening the input loop and this place R_E again in the output side



→ The resultant equivalent circuit after replacing the transistor by its low frequency H-parameter model is given by.



$$\beta = \frac{V_f}{I_o} = \frac{I_o R_E}{I_o} = R_E$$

→ Transconductance without feedback is given by

$$G_M = \frac{I_o}{V_i} = \frac{h_{fe} I_o}{V_s} = \frac{h_{fe}}{R_s + h_{ie} + R_E}$$

$$V_s = I_o (R_s + h_{ie} + R_E)$$

→ The desensitivity is given by

$$D = 1 + \beta G_M$$

$$= 1 + \frac{h_{fe} R_E}{R_s + h_{ie} + R_E} \quad \frac{R_s + h_{ie} + (1+h_{fe}) R_E}{R_s + h_{ie} + R_E}$$

→ The transconductance with feedback is,

$$G_{Mf} = \frac{G_M}{D} = \frac{-h_{fe}}{R_s + h_{ie} + (1+h_{fe}) R_E}$$

→ The Load Current,

$$I_o = G_{Mf} V_S$$

$$= -h_{fe} V_S$$

$$\approx -\frac{V_S}{R_E}$$

→ The Voltage gain is given by,

$$A_{vf} = \frac{I_o R_L}{V_S} = G_{Mf} R_L$$

$$\approx -h_{fe} R_L$$

$$\frac{R_s + h_{ie} + (1+h_{fe}) R_E}{R_s + h_{ie} + R_E}$$

→ The input resistance without feedback is given by,

$$R_i = R_s + h_{ie} + R_E$$

$$\Rightarrow R_{\text{f}} \parallel R_{\text{L}} = R_s + h_{\text{ie}} + (1+h_{\text{fe}})R_E$$

→ The output resistance of the amplifier with feedback without considering the external load resistance.


$$R_{\text{of}} = R_o(1 + \beta G_m)$$



→ By Considering the external load resistance.

$$R_{\text{of}} = R_L \parallel R_{\text{of}} = R_L$$

$$R_{\text{of}} = R_o \frac{1 + \beta G_m}{1 + \beta G_H}$$

ii) FET CS Amplifier with Source Resistor R_s





→ without feedback, $V_i = V_s$ and the transconductance without feedback is given by

$$G_{mI} = \frac{I_o}{V_i} = \frac{I_o}{V_s} = -\frac{g_m v_{gs} \gamma_d}{\gamma_d + R_L + R_S} \times \frac{1}{V_s}$$

smaller than V_{gs} or $= -\frac{\mu}{\gamma_d + R_L + R_S}$

$$\gamma_d + R_L + R_S$$

Where $\mu = g_m \times \gamma_d$ and $V_{gs} = V_{gs}$
clamped signal and the feedback signal is $\frac{R_L + R_S + R_D}{R_D + R_S + R_D}$
directly to the input node

→ The desensitivity is given by

$$D = 1 + \beta G_m H = 1 + \frac{\mu R_s}{\gamma_d + R_L + R_s}$$
$$= \frac{\gamma_d + R_L + (\mu + 1) R_s}{\gamma_d + R_L + R_s}$$

where $\beta = \frac{V_f}{I_o} = -R_s$,

→ The transconductance with feedback is given

by,

$$G_{mfp} = \frac{G_m}{D} = \frac{\mu}{\gamma_d + R_L + (\mu + 1) R_s}$$

→ The output resistance,

$$R_{of} = R_o (1 + \beta G_m)$$

$$= (\gamma_d + R_s) \frac{\gamma_d + (\mu + 1) R_s}{\gamma_d + R_s}$$

$$\text{workout} = \gamma_d + (\mu + 1) R_s$$

$$\rightarrow R_{of} = R_o \parallel R_L$$

$$= \frac{R_o \parallel (R_L + \mu + 1) R_s}{R_L + \gamma_d + (\mu + 1) R_s}$$


$$R_{of} = R_o \frac{1 + \beta G_m}{D}$$

$$= \frac{(\gamma_d + R_s) R_o}{\gamma_d + R_s + R_L} \times \frac{\gamma_d + (\mu + 1) R_s}{\gamma_d + R_s} \times \frac{\gamma_d + R_L + R_s}{\gamma_d + R_L + (\mu + 1) R_s}$$

$$\frac{R_L + (\gamma_d + (\mu+1) R_S)}{\gamma_d + R_L + (\mu+1) R_S}$$

Voltage amplifier circuit

Current shunt feedback:




→ Here, the feedback taken from second transistor emitter to the first transistor base through the feedback Resistor R' .

→ The output voltage of Q_2 is much larger than V_{in} because of its high voltage gain and it is 180° out of phase with V_{in} .

→ The voltage across emitter of Q_2 is only slightly smaller than V_{12} and these voltages are in phase.

→ It corresponds to Current shunt topology, since the sampled signal is taken from the output loop and the feedback signal is connected directly to the input node.

Basic amplifier without feedback



→ The Input Circuit of the amplifier is obtained by opening the output loop at the emitter of Q_2 , which places R' in series with R_F .

→ The output circuit is obtained by shorting the input node which places R' in parallel with R_F .

$$I_F = \frac{V_{in} - V_{ex}}{R'} = \frac{V_{in}}{R'} - \frac{(I_o - I_F)R_F}{R'}$$

$$I_F = \frac{R_F I_o}{R' + R_F} = \beta I_o$$

→ Where $\beta = \frac{R_E}{R' + R_E}$

→ The transfer current gain without feedback is given

$$A_I = -\frac{I_{C2}}{I_S} = -\frac{I_{C2}}{I_{B2}} \frac{I_{B2}}{I_C} \frac{I_C}{I_{B1}} \frac{I_{B1}}{I_S}$$

where $-\frac{I_{C2}}{I_{B2}} = -h_{FE}$

$$\frac{I_C}{I_{B2}} = +h_{FE}$$

$$\frac{I_{B2}}{I_C} = \frac{-R_{CE}}{R_{CE} + R_{L2}}$$

$$\frac{I_{B1}}{I_S} = \frac{R}{R + h_{IE}}$$

in which $R_{L2} = h_{IE} + (1+h_{FE})(R_E \parallel R)$

$$R_L = R_S \parallel (R' + R_E)$$

→ The desensitivity is given by,

$$D = 1 + \beta A_I$$

where $\beta = R_E / (R' + R_E)$

→ The Current gain with feedback is,

$$A_{IF} = \frac{V_o}{V_S} = -\frac{I_{C2} R_{L2}}{I_S R_S} \frac{A_I R_{L2}}{R_S} = \frac{R_{L2}}{\beta R_S}$$

→ The input impedance without feedback,

$$R_{in} = R_S \parallel h_{IE}$$


$$R_{if} = R_S / D$$

→ The output resistance by considering load effect
resistance and without considering load resistance is
given by,

$$R_{\text{of}} = R_o (1 + \beta A_i) \gg \infty$$

$$R_{\text{of}} = R_o \frac{1 + \beta A_i}{1 + \beta \beta_i} = R_o + R_o \frac{\beta}{1 + \beta \beta_i}$$

Voltage shunt feedback




→ The sampled signal is taken directly from the output node and the feedback signal is connected directly to the input node.

→ V_o is much greater than input voltage and is 180° out of phase with V_i . Hence

$$I_f = \frac{V_i - V_o}{R_f} = -\frac{V_o}{R_f} = \beta V_o$$


$$\text{where } \beta = \frac{I_f}{V_o} = -\frac{1}{R_f}$$

Basic amplifier without feedback



→ The input circuit is obtained by shorting the output node and thus R' connected between base and emitter of the transistor.

→ The output circuit is found by shorting the input node and thus connecting R' from collector to emitter.



$$\beta = \frac{I_f}{V_o} = +\frac{1}{R'}$$

Conducting
load

without negative feedback

→ The transresistance for the amplifier without feedback is given by,

$$R_M = \frac{V_o}{I_i} = \frac{V_o}{\frac{I_s}{h_{fe}}} = -h_{fe} R_e$$

$$= -\frac{h_{fe} I_b R_c}{\frac{I_s}{h_{fe}}} = \frac{h_{fe} R_c R}{R + h_{fe}}$$

Voltage gain without feedback

→ The desensitivity is given by

$$D = 1 + \beta R_M$$

$$D = 1 + \frac{h_{fe} R_c R}{R'(R + h_{fe})}$$

$$= \frac{R'(R + h_{fe})}{R'(R + h_{fe}) + h_{fe} R_c R}$$

$$R_{Hf} = \frac{R_M}{D}$$

$$Input att. ratio = \frac{h_{fe} R_c R}{R'(R + h_{fe})}$$

$$= \frac{R'(R + h_{fe}) + h_{fe} R_c R}{R'(R + h_{fe}) + h_{fe} R_c R}$$

$$A_{vo} = \frac{V_o}{V_s} = \frac{V_o}{I_s R_s} = \frac{R_{Hf}}{R_s}$$

$$R_i = R_s h_{fe}$$

$$= \frac{R_{Hf}}{R + h_{fe}}$$

$$R_y = \frac{R_i}{D} = \frac{R_s h_{fe}}{D}$$

relating α to load it suffices with notes
→ the output resistance is given by.

$$R_{\text{of}} = \frac{R_o}{1 + \beta R_m} = \frac{R'(R+hie)}{h_{ie} + R(1+h_{fe})}$$

$$R_{\text{of}} = \frac{R_o'}{\beta} = \frac{R_o'}{1 + \beta R_m}$$

$$R_{\text{of}} = \frac{R_e' R'(R+hie)}{R'(R+hie) + h_{fe} R_e' R}$$

Oscillators

→ The Circuit which is used to generate a periodic Voltage

Without an a.c input signal is called an Oscillator. To generate the periodic voltage, the circuit is supplied with energy from d.c source.

Source

Condition for Oscillation:

→ The Oscillator Circuit is set into Oscillations by a

random Variation caused in the Base Current due to noise

Component or a Small Variation in the d.c power supply.

→ Even when no external signal is applied, the ever present noise will cause some small signal at the output of the amplifier

→ When the amplifier is tuned at a particular frequency, the output signal is fed back to the input with proper phase relation, then this feedback signal becomes larger.


→ This process continues and the output goes on increasing. But as the signal level increases, the gain of the amplifier decreases and at a particular value of the output, the gain of the amplifier is reduced exactly equal to $\frac{1}{\beta}$.

→ The essential condition for maintaining oscillation is

i) $|A_{FB}| = 1$ i.e., the magnitude of the loop gain must be unity.

ii) The total phase shift around the closed loop is 2π or 360 degrees.

Hartley Oscillator:



$Z_1, Z_2 \rightarrow$ Inductors

$Z_3 \rightarrow$ Capacitor

$C_E \rightarrow$ Bypass Capacitor

$C_1, C_2 \rightarrow$ coupling capacitor

→ The resistors R_s, R_o, R_E provide the necessary dc bias for the transistors.

→ L_1, L_2 and C determines the frequency of the oscillations.

→ When the supply voltage is switched on, a transient current is produced in the tank circuit and then damped harmonic oscillations are produced in the circuit.

→ The oscillatory current produces a.c. voltages across

L_1 and L_2 produced in the tank circuit and this damped

→ As 3 is earthed, it is at zero potential.

→ If 1 is positive with respect to 3 at any instant, 2 will be at negative potential with respect to 3 at the same instant.

→ Thus the phase difference between 1 and 2 is always

180°.

→ The frequency of oscillation is $f_o = \frac{1}{2\pi\sqrt{LC}}$

where $L = L_1 + L_2 + 2M$

→ The condition for damped oscillation

$$h_{fe} \geq \frac{L_1 + M}{L_2 + M}$$

Analysis:

$$Z_1 = j\omega L_1 + j\omega M$$

$$Z_2 = j\omega L_2 + j\omega M$$

$$Z_3 = \frac{1}{j\omega C} = \frac{-j}{\omega C}$$

$$j\omega h_{fe} [L_1 + L_2 + 2M - \frac{1}{\omega^2 C}] - \omega^2 (L_1 + M)$$

$$[(L_2 + M)(1 + h_{fe}) - \frac{1}{\omega^2 C}] = 0$$

⇒ The frequency of Oscillation $f_o = \frac{\omega_0}{2\pi}$

determined by equating the imaginary part of

The equation to zero

$$[L_1 + L_2 + 2M - \frac{1}{\omega^2 C}] = 0$$


$$f_o = \frac{\omega_0}{2\pi} = \frac{1}{2\pi \sqrt{(L_1 + L_2 + 2M)C}}$$

$$[(L_2 + M)(1 + h_{fe}) - \frac{1}{\omega^2 C}] = 0$$

$$h_{fe} = \frac{L_1 + M}{L_2 + M}$$

$HG + GL + \beta = 1$ result

Colpitt's Oscillator:



→ When the Supply Voltage V_{cc} is switched on, a transient current is produced in the tank circuit and then, damped harmonic oscillations are set up in the circuit.

→ This current will produce ac voltage across $C_1 + C_2$.

→ As 3 is earthed, it will be at zero potential.

→ If 1 is at positive terminal with respect to 3 at any instant, terminal 2 will be at negative potential with respect to 3 at the same instant. Thus the phase difference between 1 & 2 will be 180° .

only due to diode because

0 (0) 0E

→ The frequency of Oscillation is ω_0 & $f_0 = \frac{1}{2\pi\sqrt{LC}}$

$$f_0 = \frac{1}{2\pi\sqrt{LC}}$$

$$\frac{1}{C} = \frac{1}{C_1} + \frac{1}{C_2}$$

$$C = \frac{C_1 C_2}{C_1 + C_2}$$

Analysis

$$Z_1 = \frac{1}{j\omega C_1} = -\frac{j}{\omega C_1}$$

$$Z_2 = \frac{1}{j\omega C_2} = -\frac{j}{\omega C_2}$$

$$Z_3 = j\omega L$$

$$\Rightarrow -jhfe \left(\frac{1}{\omega C_1} + \frac{1}{\omega C_2} - \omega L \right) + \left(\frac{1 + hfe}{\omega C_1 C_2} \frac{1}{\omega} \right) = 0$$

beginning with two terms start with no feedback in bridge

$$f_0 = \frac{\omega_0}{2\pi} = \frac{1}{2\pi} \sqrt{C_1 + C_2 + L C_1 C_2}$$

$$hfe = \frac{C_2}{C_1}$$

Wien-bridge Oscillator:

→ The Circuit consists of a two stage RC coupled bridge


Coupled amplifier which provides a phase shift of 180°

→ The feedback network consist of lead lag network

and a voltage divider

$\alpha = \beta = 1$ left uncheck

$$\alpha = \beta = P$$



→ If the bridge is balanced

$$\frac{R_3}{R_4} = \frac{R_1 - jX_{C_1}}{[R_2 + jX(C_2)]}$$

$$\frac{R_3}{R_4} = \frac{R_1 - jX_{C_1}}{R_2 - jX_{C_2}}$$

$$f_0 = \frac{1}{2\pi \sqrt{R_1 R_2 C_1 C_2}}$$

$$= \frac{1}{2\pi R E} \quad R_1 = R_2 = R \text{ and } C_1 = C_2$$

→ To determine the gain of Wien bridge oscillator

Assume that $R_1 = R_2 = R$

$$C_1 = C_2 = C$$

$$V_f(s) - V_o(s) \frac{R(1+sC)}{sC}$$

$$\frac{R+1}{sC} + \frac{R}{sC}$$

$$V_f(s) - V_o(s) \frac{1}{1+sRC}$$

$$\frac{R+1}{sC} + \frac{R}{1+sRC}$$

$$= V_o(s) \frac{sRC}{s^2 R^2 C^2 + 3sRC + 1}$$

Hence the feedback factor is


$$B = \frac{V_f(s)}{V_o(s)} = \frac{sRC}{s^2 R^2 C^2 + 3sRC + 1}$$

Ans 1

The gain of the amplifier is

$$A = \frac{1}{B} = \frac{s^2 R^2 C^2 + 3sRC + 1}{sRC}$$

Crystal Oscillator



→ It is a Colpitt's Oscillator in which inductor is replaced by the Crystal.

→ the Crystal is a thin slice of piezo electric material such as quartz, tourmaline and rochelle salts which exhibits a property called piezo electric effect.

→ In order to obtain high degree of frequency stability
Crystal Oscillators are used

→ The crystal is the ground wafer of translucent quartz placed between two metal plates and housed in a stamp sized package.

→ the method of cutting the crystal determines
the natural resonant frequency and temperature

Coefficient

→ When a wafer is cut in such a way that its flat surfaces are perpendicular to its electrical axis, it is called X Cut Crystal.

→ When the wafer is cut such that its flat surfaces are perpendicular to its mechanical axis, it is called Y Cut Crystal.


→ If an alternating voltage is applied, then the crystal wafer is set into vibration.

→ The frequency of vibration equal to resonant frequency of the crystal is determined by its characteristics.

$$f = \frac{P}{2l} \sqrt{\frac{Y}{\rho}}$$

Y → young modulus

f → density of the material



$$jX = \frac{1}{j\omega C_p} \cdot \frac{\omega^2 - \omega_s^2}{\omega^2 - \omega_p^2}$$

Here, $\omega_s^2 = \frac{1}{LC_s}$

$$\omega_p^2 = \frac{1}{L \left(\frac{1}{C_s} + \frac{1}{C_p} \right)}$$


→ The advantages are

→ has high Q as a Resonant Circuit

→ Good frequency stability.

Coupled Resonators

UNIT-5 FEEDBACK AMPLIFIERS



→ V_f & V_o are equal and hence $\beta = \frac{V_f}{V_o} \approx 1$. This topology

stabilizes the voltage gain

→ Since R_E is considered as a part of the amplifier

then $V_i = V_s$ and the voltage gain without feedback is given by,

$$A_v = \frac{V_o}{V_i} = \frac{h_{fe} I_b R_E}{V_s} = \frac{h_{fe} R_E}{R_s + h_{ie}}$$

where $V_s = I_b (R_s + h_{ie})$

→ The Desensitivity is given by,

$$D = 1 + \beta A_v = 1 + \frac{h_{fe} R_E}{R_s + h_{ie} + h_{fe} R_E}$$

described with parallel resistors R_s & R_E in the feedback path.

where $\beta = \frac{V_f}{V_o} = 1$.

$$\beta = \frac{V_f}{V_o} = 1$$